Cisco AS5400 » History » Version 9
laforge, 09/24/2023 06:29 PM
1 | 3 | laforge | {{>toc}} |
---|---|---|---|
2 | |||
3 | 1 | laforge | h1. Cisco AS5400 |
4 | |||
5 | This is a modular access server for voice, data (ISDN) and modem calls. It has a modular archticture and there are a variety of suitable modules. |
||
6 | |||
7 | 8 | laforge | The System consists of PSU, a Mainboard, a backplane and three trays. Each of the three Trays can house two modules. The mainboard also directly houses one module. |
8 | 4 | laforge | |
9 | 1 | laforge | * attachment:Cisco_AS5350_AS5400_Software_Configuration_Guide.pdf |
10 | 6 | laforge | |
11 | h2. Mainboard |
||
12 | |||
13 | * 2x Gigabit Ethernet: Broadcom BCM5481 |
||
14 | * 1x coaxial BITS (timing): Dallas DS2 |
||
15 | * 1x Marvell GT-96124-B-2 F55551.0 |
||
16 | * Altera Cyclone EP1C4F400C8 |
||
17 | * Xilinx Spartan XC2S300E |
||
18 | * PI7C8150 PCI bridge (module to backplane) |
||
19 | * PI7C8150 PCI bridge (CPU to backplane) |
||
20 | * PI7C8150 PCI bridge (unused PCI slot) |
||
21 | * 1x unknown under natural color heatsink |
||
22 | * 1x unknown under black anodized heatsink (700-09863-01 REV A0 / VETTE 0824) |
||
23 | * CompactFlash slot with 128MB CF card |
||
24 | * Memory slot holding STEC STM122116RT 512MB 2R8 PC2700E CL2.5-3-3 RAM |
||
25 | |||
26 | 1 | laforge | |
27 | 4 | laforge | h2. Trays |
28 | |||
29 | 5 | laforge | The tray has one connection to the backplane, and two proprietary high-density connectors for the two modules. |
30 | |||
31 | The central TDM component on the Tray is the Zarlink *MT90866* _2432x2432 non-blocking digital switch with H.110 interface_ (data sheet see attachment:MT90866.pdf. |
||
32 | |||
33 | Each module's PCI bus is bridged to the backplane PCI using a Pericum *PI7C8150* _2-port PCI-to-PCI Bridge_ (data sheet see attachment:PI7C8150.pdf) |
||
34 | 4 | laforge | |
35 | 1 | laforge | h2. Modem modules |
36 | 3 | laforge | |
37 | h3. NP108 module |
||
38 | 1 | laforge | |
39 | 4 | laforge | This module is built around 18x Conexant/Mindspeed *RL56CSMV/6* chips (data sheet see attachment:RL56CSMV_6.pdf). Each of the chips features its own *MT48LC4M16A2* RAM chip. Internally, each of those chips contains an _ARM core_ for management, and six _Digital Data Pump_ dies. |
40 | 2 | laforge | |
41 | 1 | laforge | Interfacing with the backplane is done via 3x Intel i960. |
42 | 2 | laforge | |
43 | 3 | laforge | |
44 | 1 | laforge | h3. NP60 module |
45 | 2 | laforge | |
46 | 4 | laforge | This module is the little brother of the NP108. It is built around 10x Conexant/Mindspeed *RL56CSMV/6* chips (data sheet see attachment:RL56CSMV_6.pdf). Each of the chips features its own *MT48LC4M16A2* RAM chip. Internally, each of those chips contains an _ARM core_ for management, and six _Digital Data Pump_ dies. |
47 | 1 | laforge | |
48 | 3 | laforge | Interfacing with the backplane is done via 2x Intel i960. |
49 | |||
50 | 9 | laforge | h3. PSU (Power Supply Unit) |
51 | |||
52 | As can be seen on the pictures, the PSU is a single unit that houses two redundant circuit board assmeblies, each with its own AC input. |
||
53 | 7 | laforge | |
54 | {{thumbnail(20220422_162511.jpg)}} |
||
55 | {{thumbnail(20220422_162507.jpg)}} |
||
56 | {{thumbnail(20220422_162503.jpg)}} |
||
57 | {{thumbnail(20220422_162503.jpg)}} |
||
58 | {{thumbnail(20220422_162501.jpg)}} |
||
59 | |||
60 | 3 | laforge | h2. Trunk interface modules |
61 | |||
62 | h3. 8PRI |
||
63 | 1 | laforge | |
64 | This is an 8x PRI (E1/T1) interface. |
||
65 | 3 | laforge | |
66 | 4 | laforge | Each PRI interface has its own EMI / overvoltage / transforer section, followed by a Mindspeed *Bt8370KPF* E1/Ta transceiver (datasheet see attachment:Bt8370KPF.pdf). The main CPU is an MPC860 PowerPC, interfaced via a PLX *PCI9054* PCI bridge (datasheet see attachment:PCI9054.pdf). |
67 | 3 | laforge | |
68 | 4 | laforge | There are also two PMC FREEDM8 *PM7366* _Eight Channel Frame Engine and Datalink Manager_ (datasheet see attachment:PM7366.pdf). |