Cisco AS5400 » History » Version 5
laforge, 03/05/2022 08:24 PM
| 1 | 3 | laforge | {{>toc}} |
|---|---|---|---|
| 2 | |||
| 3 | 1 | laforge | h1. Cisco AS5400 |
| 4 | |||
| 5 | This is a modular access server for voice, data (ISDN) and modem calls. It has a modular archticture and there are a variety of suitable modules. |
||
| 6 | |||
| 7 | 4 | laforge | The System consists of a Mainboard, a backplane and three trays. Each of the three Trays can house two modules. |
| 8 | |||
| 9 | 1 | laforge | * attachment:Cisco_AS5350_AS5400_Software_Configuration_Guide.pdf |
| 10 | |||
| 11 | 4 | laforge | h2. Trays |
| 12 | |||
| 13 | 5 | laforge | The tray has one connection to the backplane, and two proprietary high-density connectors for the two modules. |
| 14 | |||
| 15 | The central TDM component on the Tray is the Zarlink *MT90866* _2432x2432 non-blocking digital switch with H.110 interface_ (data sheet see attachment:MT90866.pdf. |
||
| 16 | |||
| 17 | Each module's PCI bus is bridged to the backplane PCI using a Pericum *PI7C8150* _2-port PCI-to-PCI Bridge_ (data sheet see attachment:PI7C8150.pdf) |
||
| 18 | 4 | laforge | |
| 19 | 1 | laforge | h2. Modem modules |
| 20 | 3 | laforge | |
| 21 | h3. NP108 module |
||
| 22 | 1 | laforge | |
| 23 | 4 | laforge | This module is built around 18x Conexant/Mindspeed *RL56CSMV/6* chips (data sheet see attachment:RL56CSMV_6.pdf). Each of the chips features its own *MT48LC4M16A2* RAM chip. Internally, each of those chips contains an _ARM core_ for management, and six _Digital Data Pump_ dies. |
| 24 | 2 | laforge | |
| 25 | 1 | laforge | Interfacing with the backplane is done via 3x Intel i960. |
| 26 | 2 | laforge | |
| 27 | 3 | laforge | |
| 28 | 1 | laforge | h3. NP60 module |
| 29 | 2 | laforge | |
| 30 | 4 | laforge | This module is the little brother of the NP108. It is built around 10x Conexant/Mindspeed *RL56CSMV/6* chips (data sheet see attachment:RL56CSMV_6.pdf). Each of the chips features its own *MT48LC4M16A2* RAM chip. Internally, each of those chips contains an _ARM core_ for management, and six _Digital Data Pump_ dies. |
| 31 | 1 | laforge | |
| 32 | 3 | laforge | Interfacing with the backplane is done via 2x Intel i960. |
| 33 | |||
| 34 | h2. Trunk interface modules |
||
| 35 | |||
| 36 | h3. 8PRI |
||
| 37 | 1 | laforge | |
| 38 | This is an 8x PRI (E1/T1) interface. |
||
| 39 | 3 | laforge | |
| 40 | 4 | laforge | Each PRI interface has its own EMI / overvoltage / transforer section, followed by a Mindspeed *Bt8370KPF* E1/Ta transceiver (datasheet see attachment:Bt8370KPF.pdf). The main CPU is an MPC860 PowerPC, interfaced via a PLX *PCI9054* PCI bridge (datasheet see attachment:PCI9054.pdf). |
| 41 | 3 | laforge | |
| 42 | 4 | laforge | There are also two PMC FREEDM8 *PM7366* _Eight Channel Frame Engine and Datalink Manager_ (datasheet see attachment:PM7366.pdf). |
