Project

General

Profile

Statistics
| Branch: | Tag: | Revision:
Name Size
  bom
  fabrication
  gerber
  schema

Latest revisions

# Date Author Comment
af693b2e 09/03/2019 03:52 PM Kévin Redon

schematic: rename NP to DNP for clarity

Change-Id: I06c38e353f2b804faa0dcbf4a9405d5d5042af3e

31f31e24 09/03/2019 03:47 PM Kévin Redon

schematic: mark JP1 and JP2 as dot no place

the protruding through hole pins of the header for the jumper
might get shorted when the board lies on a conductive surface,
leading to unwanted flash erase (JP2) or false TST signal (JP1)

Change-Id: I7fc6176d8c63ab8274b641e7bcd990093af3c4ca

2ad8ff81 09/03/2019 03:40 PM Kévin Redon

schematic: mark R22 as dot no place

R22 is use to pull the FLAGB output of the FPF2109 high since this
is an open-drain output.
but we actually don't read FLAGB do get the error conditions, thus
thus pull-up resistor is not required.

this change has been tested with a real simtrace device....

3df5a7f2 09/03/2019 03:20 PM Kévin Redon

schematic: mark R24 as no place

R24 is pulling the voltage regulator output for VCC_SIM down.
it has probably been added at the same time as R15.
since we don't read VCC_SIM it is not important to have it in a
defined state.
also the card, phone, or simtrace will provide power to the card...

9cb8f504 09/03/2019 03:08 PM Kévin Redon

schematic: mark R15 as no place

R15 is pulling VCC_SIM down.
it has probably been added because a load resistor is present in
the FPF2109 datasheet example application, or to not have VCC_SIM
in tri-state.
since we don't read VCC_SIM it is not important to have it in a...

7fc392aa 09/03/2019 12:48 PM Kévin Redon

schematic: make it more readable

- VCC is up
- GND is down
- group the parts by functionality and use net name
- separate decoupling capacitors
- arrange groups from left input to right output

Change-Id: I2d894dd10b8b619ccbce1ae8b7e25316963157c8

View revisions

Also available in: Atom

Add picture from clipboard (Maximum size: 48.8 MB)