Project

General

Profile

« Previous | Next » 

Revision 31f31e24

Added by Kévin Redon over 4 years ago

schematic: mark JP1 and JP2 as dot no place

the protruding through hole pins of the header for the jumper
might get shorted when the board lies on a conductive surface,
leading to unwanted flash erase (JP2) or false TST signal (JP1)

Change-Id: I7fc6176d8c63ab8274b641e7bcd990093af3c4ca

  • added
  • modified
  • copied
  • renamed
  • deleted
Add picture from clipboard (Maximum size: 48.8 MB)