openpcd/firmware/include/openpicc_regs.h @ master
1 |
#ifndef _OPENPICC_STATE
|
---|---|
2 |
#define _OPENPICC_STATE
|
3 |
|
4 |
/* according to ISO 14443-3(2000) 6.2 */
|
5 |
enum opicc_14443a_state { |
6 |
ISO14443A_ST_POWEROFF, |
7 |
ISO14443A_ST_IDLE, |
8 |
ISO14443A_ST_READY, |
9 |
ISO14443A_ST_ACTIVE, |
10 |
ISO14443A_ST_HALT, |
11 |
ISO14443A_ST_READY2, |
12 |
ISO14443A_ST_ACTIVE2, |
13 |
};
|
14 |
|
15 |
enum opicc_reg_tx_control { |
16 |
OPICC_REG_TX_BPSK = 0x01, |
17 |
OPICC_REG_TX_MANCHESTER = 0x02, |
18 |
OPICC_REG_TX_INTENSITY0 = 0x00, |
19 |
OPICC_REG_TX_INTENSITY1 = 0x10, |
20 |
OPICC_REG_TX_INTENSITY2 = 0x20, |
21 |
OPICC_REG_TX_INTENSITY3 = 0x30, |
22 |
};
|
23 |
|
24 |
enum opicc_reg { |
25 |
OPICC_REG_14443A_UIDLEN,/* Length of UID in bytes */ |
26 |
|
27 |
OPICC_REG_14443A_FDT0, /* Frame delay time if last bit 0 */ |
28 |
OPICC_REG_14443A_FDT1, /* Frame delay time if last bit 1 */ |
29 |
OPICC_REG_14443A_STATE, /* see 'enum opicc_14443a_state' */ |
30 |
OPICC_REG_14443A_ATQA, /* The ATQA template for 14443A */ |
31 |
|
32 |
OPICC_REG_RX_CLK_DIV, /* Clock divider for Rx sample clock */ |
33 |
OPICC_REG_RX_CLK_PHASE, /* Phase shift of Rx sample clock */ |
34 |
OPICC_REG_RX_COMP_LEVEL,/* Comparator level of Demodulator */ |
35 |
OPICC_REG_RX_CONTROL, |
36 |
|
37 |
OPICC_REG_TX_CLK_DIV, /* Clock divider for Tx sample clock */ |
38 |
OPICC_REG_TX_CONTROL, /* see 'enum opicc_reg_tx_Control */ |
39 |
_OPICC_NUM_REGS, |
40 |
};
|
41 |
|
42 |
enum openpicc_14443a_sregs { |
43 |
/* string 'registers' */
|
44 |
OPICC_REG_14443A_UID, /* The UID (4...10 bytes) */ |
45 |
};
|
46 |
|
47 |
#endif
|