Project

General

Profile

Download (1.26 KB) Statistics
| Branch: | Tag: | Revision:
1
[View]
2
Entity=
3
Architecture=
4
TopLevelType=
5
[file:.\src\usbrx\toplevel\usbrx_toplevel.vhd]
6
Enabled=1
7
[file:.\src\usbrx\toplevel\usbrx_clkgen.vhd]
8
Enabled=1
9
[file:.\src\mt_toolbox\mt_toolbox.vhd]
10
Enabled=1
11
[file:.\src\usbrx\toplevel\usbrx_spi.vhd]
12
Enabled=1
13
[file:.\src\usbrx\toplevel\usbrx_regbank.vhd]
14
Enabled=1
15
[file:.\src\testbench\tb_usbrx.vhd]
16
Enabled=1
17
VerilogLanguage=7
18
LIB=
19
[file:.\src\usbrx\toplevel\usbrx_pwm.vhd]
20
Enabled=1
21
[file:.\src\mt_filter\mt_filter.vhd]
22
Enabled=1
23
[file:.\src\usbrx\filter\usbrx_halfband.vhd]
24
Enabled=1
25
[file:.\src\usbrx\datapath\usbrx_decimate.vhd]
26
Enabled=1
27
[file:.\src\usbrx\datapath\usbrx_ad7357.vhd]
28
Enabled=1
29
[file:.\src\usbrx\datapath\usbrx_ssc.vhd]
30
Enabled=1
31
[file:.\src\usbrx\usbrx.vhd]
32
Enabled=1
33
[file:.\src\usbrx\datapath\usbrx_offset.vhd]
34
Enabled=1
35
[file:.\src\mt_filter\mt_fil_storage_slow.vhd]
36
Enabled=1
37
[file:.\src\mt_filter\mt_fil_mac_slow.vhd]
38
Enabled=1
39
[file:.\src\mt_filter\mt_fir_symmetric_slow.vhd]
40
Enabled=1
41
[file:.\src\mt_toolbox\mt_clktools.vhd]
42
Enabled=1
43
[file:.\src\testbench\tb_filter.vhd]
44
LIB=
45
Enabled=1
46
VerilogLanguage=7
47
[file:.\src\usbrx\toplevel\usbrx_clkref.vhd]
48
Enabled=1
49
[file:.\src\mt_toolbox\mt_synctools.vhd]
50
Enabled=1
51
[file:.\src\usbrx\toplevel\usbrx_gpio.vhd]
52
Enabled=1
(4-4/10)
Add picture from clipboard (Maximum size: 48.8 MB)