Osmo-clock-conv » History » Version 14
laforge, 07/25/2022 07:19 AM
gitea
1 | 13 | laforge | {{>toc}} |
---|---|---|---|
2 | |||
3 | 1 | laforge | h1. osmo-clock-conv |
4 | |||
5 | 5 | laforge | The osmo-clock-conv is a small board for low-jitter conversion of a sine clock into a square clock, based around the "LTC6957-4":https://www.analog.com/en/products/ltc6957-1.html. |
6 | 1 | laforge | |
7 | 13 | laforge | {{thumbnail(osmo-clock-conv-v1-top.jpg,size=400)}} |
8 | 1 | laforge | |
9 | 13 | laforge | {{thumbnail(osmo-clock-conv-bgt1.jpg,size=400)}} |
10 | 6 | laforge | |
11 | 12 | laforge | h2. LEDs |
12 | |||
13 | h3. LED1 - bottom |
||
14 | |||
15 | indicator vor V+ supply voltage rail |
||
16 | |||
17 | h3. LED2 - top |
||
18 | |||
19 | indicator for VDD voltage rail |
||
20 | |||
21 | h2. Jumpers |
||
22 | |||
23 | h3. JP6 - VDD selection |
||
24 | |||
25 | There are three potential sources for the VDD voltage: |
||
26 | |||
27 | * *VDD uses V+ rail* (output of internal LDO): JP6 on pins 2-3 |
||
28 | * *external VDD source*: voltage can be supplied on pin 3 |
||
29 | * *external LDO*: can be placed between JP6 pin 1 (V_IN supply) and 3 (regulated VDD output) |
||
30 | |||
31 | h3. FILTA, FILTB |
||
32 | |||
33 | Please see the LTC6957 data sheet |
||
34 | |||
35 | h3. D1, SD2 |
||
36 | |||
37 | Please see the LTC6957 data sheet |
||
38 | |||
39 | h3. JP7 - single-ended vs. differential input |
||
40 | |||
41 | If JP7 is closed, it disables the inverting clock input (IN-) of the LTC6957. X6/X2 can no longer be used. |
||
42 | |||
43 | |||
44 | 2 | laforge | h2. Connectors |
45 | |||
46 | h3. K1 - External 5V DC input |
||
47 | |||
48 | This is the power input for an external 5V DC power supply. |
||
49 | |||
50 | *Use only either K1 or JP5!* |
||
51 | |||
52 | h3. JP5 - Internal 5V DC input |
||
53 | |||
54 | In case *osmo-clock-conv* is part of a larger assembly/device, you may already have a 5V DC supply internally. |
||
55 | |||
56 | *Use only either K1 or JP5!* |
||
57 | |||
58 | h3. X5/X1 |
||
59 | |||
60 | 10 | laforge | * if you use differential input (JP7 open): non-inverting clock input |
61 | * if you use single-ended input (JP7 closed): clock input |
||
62 | 8 | laforge | |
63 | 1 | laforge | h3. X6/X2 |
64 | |||
65 | 10 | laforge | * if you use differential input (JP7 open): inverting clock input |
66 | * if you use single-ended input (JP7 closed): unused |
||
67 | 9 | laforge | |
68 | 2 | laforge | h3. X7/X3 |
69 | |||
70 | 11 | laforge | Clock output "OUT1", AC-coupled |
71 | |||
72 | 2 | laforge | h3. X8/X4 |
73 | 11 | laforge | |
74 | Clock output "OUT2", AC-coupled |
||
75 | 2 | laforge | |
76 | h2. Schematics |
||
77 | |||
78 | 1 | laforge | !osmo-clock-conv-v1-sch.png! |
79 | 2 | laforge | |
80 | h2. PCB layout |
||
81 | 1 | laforge | |
82 | 2 | laforge | The PCB design is a dual-layer board in 100x50mm size. All connectors are exposed on one edge. |
83 | 1 | laforge | |
84 | 13 | laforge | {{thumbnail(osmo-clock-conv-v1-top.png)}} |
85 | 3 | laforge | |
86 | h2. Design Files |
||
87 | |||
88 | 14 | laforge | The design files can be found in the @osmo-small-hardware.git@ repository. Web access is provided via https://gitea.osmocom.org/electronics/osmo-small-hardware/src/branch/master/clock-converter |
89 | 3 | laforge | |
90 | h2. Availability |
||
91 | |||
92 | This project is currently in the design verification stage. Once the verification has completed, it is expected that osmo-clock-conv boards will be made available via the "sysmocom webshop":https://shop.sysmocom.de/. |
||
93 | |||
94 | |||
95 | h2. License |
||
96 | |||
97 | The osmo-clock-conv design is made available as Open Source Hardware (OSHW) licensed under CC-BY-SA (Creative Commons Attribution Share-Alike). |
||
98 | |||
99 | This means anyone can use the design to build units, or to create derivative versions of the design. However, you have to give attribution and release your derivative works under the same license as the original project. |