Glossary » History » Version 3
laforge, 02/20/2022 09:10 PM
| 1 | 2 | laforge | {{>toc}} |
|---|---|---|---|
| 2 | 1 | laforge | |
| 3 | |||
| 4 | 2 | laforge | h1. Glossary of phone design related terms |
| 5 | |||
| 6 | |||
| 7 | |||
| 8 | h2. ABB |
||
| 9 | |||
| 10 | 1 | laforge | Analog Base Band |
| 11 | |||
| 12 | 2 | laforge | |
| 13 | h2. DBB |
||
| 14 | |||
| 15 | 1 | laforge | Digital Base Band |
| 16 | |||
| 17 | 2 | laforge | |
| 18 | h2. TPU |
||
| 19 | |||
| 20 | 1 | laforge | Time Processing Unit. A programmable state machine to control events synchronous to the GSM bitclock |
| 21 | |||
| 22 | 2 | laforge | |
| 23 | h2. TSP |
||
| 24 | |||
| 25 | 1 | laforge | Time Serial Port. Synchronization bus used for timing certain digital control signals. |
| 26 | |||
| 27 | 2 | laforge | |
| 28 | h2. DSP |
||
| 29 | |||
| 30 | 1 | laforge | Digital Signal Processor |
| 31 | |||
| 32 | 2 | laforge | |
| 33 | h2. MCU |
||
| 34 | |||
| 35 | 1 | laforge | Micro Controller Unit (the ARM CPU in the Calypso) |
| 36 | |||
| 37 | 2 | laforge | |
| 38 | h2. BSP |
||
| 39 | |||
| 40 | 1 | laforge | Baseband Serial Port. Communicates digital I/Q samples between ABB and DBB |
| 41 | |||
| 42 | 2 | laforge | |
| 43 | h2. USP |
||
| 44 | |||
| 45 | 1 | laforge | uController Serial Port. A SPI control interface between the MCU(ARM) in the DBB and the ABB |
| 46 | |||
| 47 | 2 | laforge | |
| 48 | h2. VSP |
||
| 49 | |||
| 50 | 1 | laforge | Voiceband Serial Port. Communicates speech samples between the DBB(DSP) and the ABB |
| 51 | |||
| 52 | |||
| 53 | 2 | laforge | h2. UL |
| 54 | |||
| 55 | [[UpLink]]. The direction from the MS to the BTS. (Phone Tx) |
||
| 56 | |||
| 57 | |||
| 58 | h2. DL |
||
| 59 | |||
| 60 | [[DownLink]]. The direction from the BTS to the MS. (Phone Rx) |
