Project

General

Profile

GsmDevelBoard » History » Version 8

laforge, 02/19/2016 10:48 PM
outline

1 8 laforge
[[PageOutline]]
2 3 laforge
= Our GSM Development Board =
3 1 laforge
4 3 laforge
The idea is simple:
5
 * We start with the Openmoko Calypso/Iota/Rita design
6
 * We replace the actual digital baseband chip (Calypso) with a normal Blackfin DSP
7 1 laforge
8 5 laforge
The block diagram looks something like this:
9 1 laforge
10 5 laforge
[[Image(gsmdevboard-block.png)]]
11 1 laforge
12 7 laforge
== Components ==
13
14
=== BF537 Blackfind DSP ===
15
16
=== Xilinx Spartan-3E FPGA ===
17
18
The [wiki:GsmDevelBoard/FPGA] will host the following building blocks
19
 * [wiki:GsmDevelBoard/FPGA TPU Interface]
20
 * [wiki:GsmDevelBoard/FPGA 13MHz clock generation]
21
22 1 laforge
== Internal Interfaces ==
23
24 7 laforge
Each of those interfaces is connected to the Blackfin+Spartan3E module.
25
26
We have a dedicated wiki page about the signals that need to be connected between RF board and DSP: [wiki:GsmDevelBoard/SignalsBetweenRFandDSP]
27 1 laforge
28
=== TWL3025 BSP ===
29
30 6 laforge
The [wiki:BasebandSerialPort Baseband serial Port] is a SPI port with read/write access to all TWL3025 internal registers.  However, in case of downlink Rx operation, the burst
31 1 laforge
data is transferred over this port (which needs 8.66Mbps of the 13Mbps bandwidth).  It is clocked by CLK13M
32
33
This typically connects to the Calypso BSP.
34
35
=== TWL3025 USP ===
36
37 6 laforge
The [wiki:MicrocontrollerSerialPort Microcontroller Serial Port] is a generic SPI port for read/write to all TWL3025 internal registers.  It is clocked by CLK13M
38 1 laforge
39
=== TWL3025 TSP ===
40
41 6 laforge
The [wiki:TimeSerialPort Time Serial Port] is clocked by CLK13M/2 and is a pure input port, i.e. a Frame and a Data-In line are sufficient.
42 1 laforge
43
This typically connects to the Calypso TPU.
44
45
This interface is used for sequencing the Rx/Tx operation of the baseband interface.
46
47
=== TRF6151C TSP ===
48
49
This is a serial interface with strobe (not chip select).
50
51
It is mostly used to configure the PLL, PGA Gain and power of the transceiver.
52
53
This typically connects to the Calypso TSP/TPU
54 3 laforge
55
56
== Requirements ==
57
58
This is an overview of the different applications for a GSM Devel Board and their requirements
59
60
=== Requirements for the GSM MS side ===
61
62
 * transmit and receive in one TS every frame
63
 * retune Rx and Tx according to hopping sequence for every frame
64
 * synchronize carrier clock, bitclock and frame with BTS
65
66
=== Requirements for a GSM scanner ===
67
68
 * two independent receivers, one on MS-Rx, the other on BTS-Rx side
69
 * ability to start decoding at some point (PCH/AGCH/SDCCH) and then follow a given hopping sequence (MAIO) for one TCH
70
 * ability to decrypt A51/A52 with user-provided Kc
71
 * Jammer: possibly transmitting interference in the Tx slices of the victim
72
 * synchronize carrier clock, bitclock and frame with BTS
73
74
==== Possible implementation ====
75
76
 * two TRF6151 in pure Rx configuration
77
  * one for MS-Rx side
78
  * other one for MS-Tx side
79
 * two TWL3025 in pure Rx configuration
80
 * both TWL3025 BSP permanently in downlink mode (I/Q samples)
81
  * we get 2*( 2*16*270k) bps serial samples (7.33Mbps) input signal
82
 * connect those two serial sample streams to CPU+DSP (blackfin?)
83
 * forward demodulated/decoded samples to PC
84
85
=== Requirements for a GSM BTS ===
86
87
 * tune MS-Rx side to MS-Tx frequency
88
 * tune MS-Tx side to MS-Rx frequency
89
 * continuous Rx and Tx in all timeslots on one ARFCN
90
 * ability to determine timing advance of Uplink frames
91
92
==== Possible implementation ====
93
94
 * Use two independent TRF6151 frontends one for uplink, one for downlink
95
 * First TRF6151 will generate 26MHz and respect AFC from TWL3025
96
 * Second TRF6151 will use 'external VTXCO' configuration from 26MHz clock
Add picture from clipboard (Maximum size: 48.8 MB)