Custom Calypso Board » History » Version 5
laforge, 01/15/2017 01:18 PM
| 1 | 3 | laforge | h1. Custom Calypso Board |
|---|---|---|---|
| 2 | |||
| 3 | 1 | laforge | |
| 4 | 5 | laforge | *This wiki page is about some old/obsolete thoughts on the merits of creating a custom TI calypso board.* |
| 5 | 1 | laforge | |
| 6 | The rationale is quite simple: The supply of Motorola/Compal phones is limited, and the quality that's available |
||
| 7 | at this point often is some quite extensively repaired (not just refurbished) phones. |
||
| 8 | |||
| 9 | As the TI Calypso/Iota/Rita chipset is still available in quantity from the grey market, we can simply build our |
||
| 10 | own board from it. |
||
| 11 | |||
| 12 | |||
| 13 | 3 | laforge | h2. Existing design |
| 14 | |||
| 15 | |||
| 16 | 1 | laforge | We have an existing Ti Calypso design similar to that used in the Compal/Motorola phones. |
| 17 | |||
| 18 | It does not have an interface for LCM or Keypad. |
||
| 19 | |||
| 20 | |||
| 21 | 3 | laforge | h2. Intended features |
| 22 | |||
| 23 | |||
| 24 | * expose JTAG on a standard header |
||
| 25 | * board-edge connector for plugging many boards into one backplane |
||
| 26 | * external clock input / buffered clock output |
||
| 27 | * RF connector standard u.fl or SMA or optionally separate Rx/Tx on the back-plane |
||
| 28 | * I2C/SPI and both UARTs available on headers |
||
| 29 | * on-board EEPROM for storing persistent data, even beyond NOR flashing |
||
| 30 | * SIM card slot, SIM interface also present on header |
||
| 31 | * additional / unused TPU ports |
||
| 32 | * header for TSP / TPU and all data/control interfaces between iota/rita/calypso |
||
| 33 | * RTC crystal and footprint for backup battery |
||
| 34 | * version of the board with uplink / downlink filters switched |
