Hardware » History » Version 20
tsaitgaist, 05/10/2017 06:27 PM
add pictures
1 | 1 | laforge | h1. Hardware |
---|---|---|---|
2 | |||
3 | 17 | laforge | Teardown video of UK version: https://www.youtube.com/watch?v=RnI5dhKhYFw |
4 | |||
5 | 20 | tsaitgaist | DE version: |
6 | |||
7 | {{thumbnail(board-case-front.jpg, size=200)}} |
||
8 | {{thumbnail(board-case-back.jpg, size=200)}} |
||
9 | {{thumbnail(board-case-bottom.jpg, size=150)}} |
||
10 | {{thumbnail(inside.jpg, size=200)}} |
||
11 | {{thumbnail(board-net-front.jpg, size=200)}} |
||
12 | {{thumbnail(board-net-back.jpg, size=200)}} |
||
13 | {{thumbnail(board-proc-front.jpg, size=200)}} |
||
14 | {{thumbnail(board-proc-back.jpg, size=200)}} |
||
15 | {{thumbnail(board-proc-back-naked.jpg, size=200)}} |
||
16 | {{thumbnail(board-proc-back-processor.jpg, size=200)}} |
||
17 | |||
18 | 3 | laforge | h2. Physical Setup / Board Stacking |
19 | 2 | laforge | |
20 | 1 | laforge | The hardware consists of two circuit boards: |
21 | |||
22 | * Top board: AC/DC power supply and Ethernet switch |
||
23 | * Bottom board: Actual Femtocell mainboard |
||
24 | |||
25 | The two boards are sandwiched together by the following connections: |
||
26 | * 6-pin fine-pitch connector (most likely for DC power) |
||
27 | * flexible printed circuit cable (most likely for Ethernet MII/RMII) |
||
28 | * two large sheet metal parts for ground and/or thermal connection |
||
29 | |||
30 | It is thus not very straight forward to operate the opened device in a safe way (i.e. without live AC line voltage present). |
||
31 | |||
32 | We will be working on a way to operate it with injected safe low DC voltage, but that is still TBD. |
||
33 | 4 | laforge | |
34 | h2. Major Components |
||
35 | |||
36 | 8 | laforge | h3. Femtocell SoC (U3) |
37 | 4 | laforge | |
38 | Broadcomm BCM61610KFB1G (formerly Percello) |
||
39 | * no information found anywhere |
||
40 | 9 | laforge | * probably derivative of PRC6100 |
41 | ** http://www.node-h.com/en/news/article/Node-H_3GPP_Iu-h_Femtocell_Software_is_Standards_Compliant.php |
||
42 | ** https://www.s3group.com/semiconductor-solutions/s3-percello-collaborate-produce-latest-femtocell-baseband-processor/ |
||
43 | * probably derivative of PRC6000 |
||
44 | ** https://www.bdti.com/InsideDSP/2008/10/15/Percello |
||
45 | * contains MIPS24Kc core |
||
46 | 4 | laforge | |
47 | 8 | laforge | h3. NAND Flash (U40) |
48 | 4 | laforge | |
49 | Hynix H27U1G8F2BTR |
||
50 | 16 | laforge | * 1Gbit (256MByte) NAND Flash, x8 data bus, 3.3V, 2k page size, 128k erase block, 48pin TSOP1 |
51 | 4 | laforge | * http://natisbad.org/NAS/refs/Hynix_NAND_128Mo_H27U1G8F2BT.pdf |
52 | |||
53 | 5 | laforge | h3. RF Transceiver |
54 | 4 | laforge | |
55 | Maxim MAX2550 |
||
56 | * Band I, V, and VIII WCDMA Femtocell Transceiver with GSM Monitoring |
||
57 | * https://www.maximintegrated.com/en/products/comms/wireless-rf/MAX2550.html |
||
58 | * https://datasheets.maximintegrated.com/en/ds/MAX2550.pdf |
||
59 | 1 | laforge | * https://www.maximintegrated.com/en/app-notes/index.mvp/id/5364 |
60 | 5 | laforge | |
61 | h3. Ethernet Switch |
||
62 | |||
63 | 7 | laforge | Atheros AR8236-AL1A |
64 | * 6-port Fast Ethernet Switch |
||
65 | 1 | laforge | * https://wikidevi.com/files/Atheros/specsheets/AR8326.pdf |
66 | * http://jhongtech.com/DOWN/ATHEROS--AR8236.pdf |
||
67 | 8 | laforge | |
68 | h3. AC/DC switching power supply controller |
||
69 | |||
70 | * https://www.power.com/sites/default/files/product-docs/linkcv_family_datasheet.pdf |
||
71 | 7 | laforge | |
72 | 14 | laforge | h3. RF LDO (WU1) |
73 | 13 | laforge | |
74 | 14 | laforge | * AP2318 Adjustable ULDO in DFN3x3-8 |
75 | 13 | laforge | ** https://www.diodes.com/assets/Datasheets/AP2318.pdf |
76 | |||
77 | 5 | laforge | h2. Connectors |
78 | |||
79 | h3. Mainboard J2 |
||
80 | |||
81 | * 12pos 2x6 1.27mm pitch header |
||
82 | * unpopulated |
||
83 | 18 | tsaitgaist | * likely (MIPS) JTAG and UART |
84 | 6 | laforge | |
85 | 19 | tsaitgaist | |_.Function|_.Pin|_.Pin|_.Function| |
86 | |GND|1|2|3V3| |
||
87 | |idle low|3|4|idle high| |
||
88 | |idle low|5|6|idel high| |
||
89 | |UART_RXD|7|8|idle high| |
||
90 | |UART_TXD|9|10|idle 400 mV| |
||
91 | |idle high|11|12|idle high| |
||
92 | 18 | tsaitgaist | |
93 | By default the UART port only shows the [[Bootlog]], but no terminal console is provided. |
||
94 | The boot sequence can also not be interrupted. |
||
95 | 15 | laforge | |
96 | 6 | laforge | h3. Mainboard J3 |
97 | |||
98 | * 30pos 0.5mm pitch FPC |
||
99 | * connects to PSU Board CON1 |
||
100 | 12 | laforge | * likely LED + AR8236 (R)MII + AR8236 SPI + AR8236 UART |
101 | 5 | laforge | |
102 | h3. Mainboard J4 |
||
103 | |||
104 | * 3pos 2.54mm pitch hader, center pos missing |
||
105 | * used to supply 230V AC from mainboard to PSU board |
||
106 | * connects to PSU Board J4 |
||
107 | |||
108 | h3. Mainboard J5 |
||
109 | |||
110 | * 8pos 2x4 1.27mm pitch SMD header |
||
111 | 11 | laforge | * DC power input |
112 | 1 | laforge | * connects to PSU-Board J |
113 | 11 | laforge | |
114 | |_.Pin|_.Function| |
||
115 | |1|4V DC (supply for LDOs on mainboard)| |
||
116 | |2|4V DC (supply for LDOs on mainboard)| |
||
117 | |3|GND| |
||
118 | |4|GND| |
||
119 | |5|GND| |
||
120 | |6|GND| |
||
121 | |7|3.3V DC (regulated on PSU board for Ethernet Switch)| |
||
122 | 1 | laforge | |8|3.3V DC (regulated on PSU board for Ethernet Switch)| |
123 | 12 | laforge | |
124 | h3. PSU-Board U9 |
||
125 | |||
126 | Yellow RJ45 mag-jack, connected to Port 0 of AR8236 |
||
127 | |||
128 | h3. PSU-Board U8 |
||
129 | |||
130 | Grey RJ45 mag-jack, connected to Port 3 of AR8236 |