

ISDN Remote Power Controller (IRPC)

PSB 2120

Preliminary Data

CMOS IC

Type	Ordering Code	Package
PSB 2120-P	Q67100-H8645	P-DIP-22

The PSB 2120 is a pulse width modulator circuit designed for fixed-frequency switching regulators especially for telephony and ISDN environments.

The PSB 2120 is fully compatible with the CCITT power recommendations on the S interface.


Coupled with few external components it provides a stable DC5V supply for subscriber terminals (TEs) or network terminations (NTs). It can also be programmed for higher output voltages, e.g. to supply the S-lines with 40 V. In telephony and ISDN systems a high conversion yield is crucial to maintain functionality in all supply conditions via "S" or "U" interfaces. The PSB 2120 design and technology realize high conversion efficiency and low power dissipation.

It should be recognized that the PSB 2120 can also be used in numerous DC/DC conversion systems other than ISDN power supplies.

Features

- Switched mode DC/DC-converter
- CCITT (I.430) ISDN compatible
- Integrated 200 V power FET
- Low power dissipation
- Supply voltage range 10 V to 60 V
- Input undervoltage protection
- Programmable overcurrent protection
- Soft start
- Control circuit achieve minimum start-up current
- Power housekeeping input
- Oscillator synchronization input/output
- Polarity reversal detection
- High voltage CMOS technology 60 V

Pin Configuration
(top view)



Pin Definitions and Functions

Pin No.	Symbol	Input (I) Output (O)	Definition	Function
1	SYNC	I/O	Synchronization	Input for synchronization of the oscillator to an external frequency, or output to synchronize multiple devices.
2	RC	I	RC-Oscillator	The external timing components of the ramp generator are attached to this pin.
3	COMP	O	Compensation	Error amplifier output and Pulse Width Modulator (PWM) input for loop stabilization network.
4	V_p	I	Pos. voltage sense	Non inverting input of the error amp.
5	V_n	I	Neg. voltage sense	Inverting input of the error amplifier.
6	C_{SS}	I	Soft start capacitor	The capacitor at this pin determines the soft start characteristics.
7	\overline{EME}	O	$\overline{Emergency}$	A low input voltage at POL will active the output \overline{EME} .

Pin Definitions and Functions (cont'd)

Pin No. P-DIP	Symbol	Input (I) Output (O)	Definition	Function
8	POL	I	Polarity detection	POL is the input to a non inverting Schmitt-trigger.
9	GA	O	Gate	Output of the FET driver.
10	DR	O	Drain	Drain connection of the power FET.
11	SO	I	Source	Source connection of the power FET.
12	C_1	I	Input capacitor	C_1 has to be connected to the input buffer-capacitor and a current limiting charging-resistor.
13	$\overline{\text{ENA}}$	I	$\overline{\text{Enable}}$	A high input voltage at this pin will stop the IRPC function.
14	CO	O	Comparator output	Connection of the universal usable comparator.
15	CN	I	Comparator negative input	
16	CP	I	Comparator positive input	
17	GND	I	Ground	All analog and digital signals are referred to this pin.
18	$V_{S\text{EXT}}$	I/O	Externally supply	Output of the internal CMOS supply. Via $V_{S\text{EXT}}$ the internal CMOS circuits can be supplied from an external DC supply in order to reduce chip power dissipation.
19	I_N	I	Neg. current sense	When the voltage difference between these two pins exceeds 100 mV, the digital current limiting becomes active.
20	I_P	I	Pos. current sense	
21	V_{REF}	O	Reference voltage	Output of the 4.0 V reference voltage.
22	V_S	I	Supply voltage	V_S is the positive input voltage.




Figure 1
IRPC Functional Diagram

Functional Description

The reference provides a 4.0 V voltage for the regulation loop. A high gain error amplifier compares the reference voltage with the switch mode supply output voltage. The output of the error amplifier is compared with a periodic linear ramp, generated by the sawtooth-oscillator circuit. The comparator output is a fixed-frequency, variable pulse width logic signal, which passes through logic circuits to the high voltage power-switching-FET.

A digital current limiting device suppresses the PWM logic signal when the voltage difference at the current limit sense input reaches 100 mV. In this case the control logic inhibits double pulses during one oscillator period.


1. Start-Up Procedure

Before the switched-mode DC/DC-converter starts, a sequence of several conditions has to be passed in order to avoid any system malfunction. The primary undervoltage detection inhibits the converter function. This insures that all control functions have stabilized in the proper state when the turn on voltage (ca. 10 V) is reached, and it prevents from start-up glitches. In case of connectig the TE to powered lines or if a line is powered up, the charge current of the primary buffer capacitor is limited by an external resistor (**figure 2**).

This resistor is short-circuited by the PSB 2120 when the voltage drop across it falls below about 2.0 V. The residual resistance of this short-circuit is about 3 Ω . In case of a primary undervoltage detection the short-circuit will be always deactivated. So the DC/DC-converter does not start until the charging of the primary buffer capacitor is completed, and the maximum line input voltage is reached. (If this feature is not desired, C_1 has to be connected to GND. In this case the primary current measuring circuit turns off, to reduce chip-power dissipation from 9 mW to 6 mW). In order to avoid high current peaks during the charging of the secondary capacitors or line capacitors in case of supplying a S interface, a soft start circuit is implemented in the PSB 2120. This circuit requires an external capacitor, connected between C_{SS} and GND.

In addition, the Enable input (\overline{ENA}) allows an external switch-on/switch-off control. In the DC/DC-converter is disabled via \overline{ENA} , the soft start-capacitor at pin C_{SS} is discharged. This input can also be used for several other functions, e. g. secondary overvoltage protection.

Figure 2



2. DC/DC-Conversion

The PSB 2120 contains a SiPMOS transistor for power handling. Non-isolated and isolated SMPS configurations are possible. Logic and analog circuits are implemented in CMOS in order to achieve low power dissipation.

The error amplifier compares the sensed voltage with a reference attached to V_p and thus controls the Pulse With Modular (PWM). The conversion frequency is generated by a sawtooth oscillator which can be controlled by external RC-components or by an external synchronization signal. The PSB 2120 is synchronized by the rising edge of the SYNC signal, whose frequency must be 10% higher than the free run frequency, determined by the RC-components. The SYNC pin can also be used as a trigger-output. As long as the capacitor of the sawtooth oscillator is discharged, SYNC is high.

The output of the PWM is processed by the control logic and fed to the SiPMOS transistor. The control logic suppresses higher oscillations of the regulation loop caused e.g. in case of current limit detection.

3. Polarity Detection

Emergency conditions are signaled to the TE by the reversed polarity of the line feeding voltage. When polarity reversal is detected via pin POL of the PSB 2120, emergency conditions are signaled to the microprocessor via pin $\overline{\text{EME}}$, which should shut down all activity except simple telephony functions to minimize power dissipation.

The polarity detection circuit can also be used for other detection or protection functions, e. g. programmable primary undervoltage detection.

4. Power Housekeeping

An integrated 6 V linear voltage supplies the internal circuits during the start-up phase. Power dissipation of this regulator can be reduced, if an auxiliary winding of the transformer or an external supply is used for that purpose by connecting it to V_{EXT} . If the input voltage at V_{EXT} reaches 6.3 V the internal linear voltage regulator turns off and the internal circuits are fed from this external voltage. In this case the input current at V_{EXT} is approx. 0.5 mA.

Note: An internal 7.5 V Z-diode protects the V_{EXT} input against overvoltages. The maximum Z-current is 2 mA! If the external supply isn't stabilized, the input current must be limited (e. g. by a resistor)!

5. Interface to Microprocessor

The PSB 2120 offers two TTL-compatible signals: $\overline{\text{EME}}$ and CO. $\overline{\text{EME}}$ (Emergency) becomes active, if polarity reversal is detected. CO is the output of a universal useable comparator; e. g.: to generate a microprocessor-reset signal.

6. PSB 2120 Application in ISDN Environments

Figure 3 shows an example out of the wide application field of the PSB 2120. In the network termination one PSB 2120 supplies the internal ICs directly from the "U" interface. A second IRPC, also powered from the "U" interface. A second IRPC, also powered from the "U"-line, supplies the "S" interface if the main supply of the NT is out of order. A third IRPC is used in the main supply to regulate the "S"-line feeding voltage.

In the subscriber terminal the PSB 2120 is used for feeding the internal circuits. The PSB 2120 accomodates both galvanically isolated and non-isolated configurations. Considering the diversity of DC/DC-converter applications, this part of the specification only shows how to use the special ISDN features of the PSB 2120.

The simplest form of a flyback converter is shown in **figure 4**. The time constant of the soft start circuit is programmed by a capacitor at pin 6 (C_{SS}).

Figure 3
IRPC in ISDN Concept




Figure 4
PSB 2120 Minimum Configuration




Figure 5

Advanced IRPC Application with Power Housekeeping and Polarity Reversal Detection




Figure 5 shows the primary start-up current limitation by connecting pin 12 (C₁) To reduce chip power dissipation, an auxiliary winding of the transformer is used to switch off the internal linear CMOS supply (pin 18 V_{EXT}). Polarity reversal is detected by pin POL.

Figure 6
Generation of a μ P Reset Signal with the PSB 2120






Figure 6 shows the realization of a microprocessor reset signal with the universal useable comparator of the IRPC. Two galvanically isolated applications are shown in **figure 7** and **figure 8**.

Figure 7
PSB 2120 in Flyback Configuration with Transformer Isolation






Figure 8
 PSB 2120 in Flyback Configuration with Opto Isolation

Absolute Maximum Ratings

Parameter	Symbol	Limit Values	Unit
Supply voltage V_S (pin 22) referred to GND	V_S	60	V
Analog/digital input voltage referred to GND (pins 2, 3, 4, 5, 7, 8, 13, 15, 16, 19, 20)	$V_{I\ A/D}$	6	V
Reference output current (pin 21)	$I_{O\ REF}$	-5	mA
V_{EXT} input Z-current	$I_{I\ Z}$	2	mA
V_{EXT} output current	I_O	-5	mA
SYNC output current (pin 1)	$I_{O\ SYNC}$	-5	mA
Driver output current (pin 9)	$I_{O\ DR}$	-5	mA
Ambient temperature under bias	T_A	-25 to 85	°C
Storage temperature	T_{stg}	-40 to 125	°C
Thermal resistance Junction – ambient	T_j	50	K/W

MOS-Handling

Pin 9 must be protected against voltages of ± 10 V. All other pins are protected against ESD.

DC Characteristics

$T_A = 0$ to 70 °C, $V_S = 11$ to 60 V

Parameter	Symbol	Limit Values			Unit	Test Conditions
		min.	typ.	max.		
Output voltage	$V_{REF\ O}$	3.92	4.0	4.08	V	$I_L = 0$ mA, $V_S = 40$ V
Line regulation	$V_{REF\ Line}$			60	mV	$V_S = 20$ to 60 V $I_L = 0$ mA
Load regulation	$V_{REF\ Load}$		20	40	mV	$I_L = 0.1$ to 0.3 mA $V_S = 40$ V
Temperature stability	$V_{REF\ TS}$		25		mV	over operating T_j
Load current	$I_{REF\ Load}$			0.5	mA	

DC Characteristics (cont'd)

Parameter	Symbol	Limit Values			Unit	Test Conditions
		min.	typ.	max.		
Oscillator SYNC (pin 1), RC (pin 2)						
$f_{OSC} = 20 \text{ kHz}, R_C = 39 \text{ k}\Omega \pm 1\%, C_T = 1 \text{ nF} \pm 1\%, T_A = 25 \text{ }^\circ\text{C}$						
Initial accuracy			± 10		%	
Voltage stability			1	3	%	
Temperature stability			5		%	
Max. frequency	f_{max}	200			kHz	$R_C = 27 \text{ k}\Omega$ $C_T = 39 \text{ pF}$
H-sawtooth voltage	V_H		3.2		V	$V_S = 40 \text{ V}$
L-sawtooth voltage	V_L		1.8		V	$V_S = 40 \text{ V}$
H-sync output level	V_{OH}	2.4		5.25	V	$I_L = 0.5 \text{ mA}$ $V_{S\text{EXT}} \leq 6.3 \text{ V}$
L-sync output level	V_{OL}		0.4	0.8	V	$I_L = 20 \text{ }\mu\text{A}$

Error Amplifier

COMP (pin 3), V_P (pin 4), V_N (pin 5)

Input offset voltage	V_{IO}		3	10	mV	
Input current	I_I			10	nA	
Common mode range	V_C	1.8		4.5	V	
DC open loop gain	G_{VO}	60	70		dB	
Common mode rejection	k_{CMR}	60	70		dB	
Unit gain bandwidth	f		0.5		MHz	C_L (pin) 10 pF
Supply voltage rejection			70		dB	
H-output voltage	V_{OH}	4			V	$I_L = 100 \text{ }\mu\text{A}$
L-output voltage	V_{OL}			1	V	$I_L = 10 \text{ }\mu\text{A}$

Current Limit Comparator I_P (pin 20), I_N (pin 19) $T_A = 25 \text{ }^\circ\text{C}$

Sense voltage	V_{Sense}	85	100	115	mV	$V_S = 40 \text{ V}$
Input current	I_I			10	nA	
Input voltage range	V_I	0		1	V	
Reponse time to signal at GA (pin 9)	t_{Res}		1	2	μs	

DC Characteristics (cont'd)

Parameter	Symbol	Limit Values			Unit	Test Conditions
		min.	typ.	max.		

Pulse Width Modulator

Duty cycle	t_d	0		50	%	
------------	-------	---	--	----	---	--

Undervoltage Detection

Start-up threshold	$V_{UV\ St}$	9	10	11	V	
Threshold hysteresis	$V_{UV\ Hy}$		0.3		V	

Soft Start C_{SS} (pin 6)

C_T Charging Current	I_C	2	4	8	μA	
------------------------	-------	---	---	---	---------	--

Output Driver G_A (pin 9) $T_j = 25^\circ C$

H-output voltage	V_{OH}	4.5			V	$I_{Source} = 5\ mA$
H-output voltage	V_{OH}			$V_{S\ EXT}$	V	$I_{Source} = 0\ mA$
L-output voltage	V_{OL}			0.4	V	$I_{Sink} = 5\ mA$
Rise time	t_r		130	200	ns	$C_L = 220\ pF$
Fall time	t_f		130	200	ns	$C_L = 220\ pF$
Output current	I_O			5	mA	

External Supply V_{EXT} (pin 18)

Output voltage	V_O		6		V	$I_{Source} = 1\ mA$
Output current	I_O			2	mA	
Input voltage	V_I	6.0		7.5	V	
Z-current	I_Z			2	mA	

Enable Input \overline{ENA} (pin 13)

H-input voltage	V_{IH}	2.0		5.25	V	
L-input voltage	V_{IL}			0.8	V	
Response time to signal at G_A (pin 9)	t_{Res}		0.5	1	μs	$T_j = 25^\circ C$
H-input current	I_{IH}		2.5		μA	

DC Characteristics (cont'd)

Parameter	Symbol	Limit Values			Unit	Test Conditions
		min.	typ.	max.		

Comparator CN (pin 15), CP (pin 16), $T_j = 25^\circ\text{C}$

Input offset voltage	V_{IO}		3	10	mV	
Input bias current	I_I			10	nA	
Input voltage range	V_I	1.5		4.5	V	
Response time to signal at CO (pin 14)	t_{Res}		2.0	1	μs	

Short Circuit C_I (pin 12), $T_j = 25^\circ\text{C}$

Sense voltage	V_{Sense}	1	2	3	V	$(V_S - V_{CI})$
	$R_{DS(on)}$		3	4	Ω	

Polarity Detection POL (pin 8), $\overline{\text{EME}}$ (pin 7)

H-input voltage	V_{IH}	2.0		5.25	V	
L-input voltage	V_{IL}			0.8	V	
H-input current	I_{IH}		1	10	μA	
Response time to signal at EME (pin 7)	t_{RES}		0.2	1	μs	

Digital Outputs $\overline{\text{EME}}$ (pin 7), CO (pin 14)

$$I_{OUT} = 0.5 \text{ mA}$$

H-output voltage	V_{OH}	2.4		5.25	V	$V_{S\text{EXT}} \leq 6.3 \text{ V}$
L-input voltage	V_{IL}			0.4	V	

Power FET GA (pin 9), DR (pin 10), SO (pin 11)

	V_{DS}			200	V	
	I_D			350	mA	
	$R_{DS(on)}$		6		Ω	
$t_{on} = t_{d(on)} + t_r$	$t_{d(on)}$ t_r		15 40		ns ns	
$t_{off} = t_{d(off)} + t_f$	$t_{d(off)}$ t_f		70 40		ns ns	
Leakage current	I_{Leak}			200	nA	$V_{DS} = 200 \text{ V}$
Power consumption	P_{tot}		9	10	mA	$V_S = 40 \text{ V}$ $f_{OSC} = 20 \text{ kHz}$ $V_{S\text{EXT}} = 6.3 \text{ V}$