## HFC - S active

## ISDN Microprocessor

## (ARM7 based)

## Preliminary Data Sheet: July 2002

Cologne Chip AG<br>Eintrachtstrasse 113<br>D-50668 Köln<br>Germany

Tel.: +49 (0) 221 / 91 24-0
Fax: +49 (0) 221 / 91 24-100
http://www.CologneChip.com
http://www.CologneChip.de
support@CologneChip.com

## Contents

1 General description ..... 15
1.1 System overview ..... 15
1.2 Features ..... 16
1.3 Functional description ..... 17
1.4 Address space ..... 17
1.5 Pin description ..... 19
2 CPU, memory and bus interface ..... 29
2.1 $\mathrm{ARM}^{T M}{ }^{T M} \mathrm{CPU}$ ..... 29
2.2 External bus interface ..... 29
2.2.1 Overview ..... 29
2.2.2 Asynchronous memory interface (Flash, SRAM, external peripherals) ..... 31
2.2.3 SDRAM controller ..... 33
2.3 Boot loader ..... 35
2.4 Register description ..... 36
3 Clocks, timer and interrupt ..... 39
3.1 Clocks of the HFC-S active ..... 39
3.1.1 Clock distribution ..... 39
3.1.2 Clock frequency selection and clock switching (system clock $f_{\text {sys }}$ ) ..... 41
3.1.3 Clock frequency selection and clock switching (USB clock) ..... 42
3.1.4 USB clock generation from OSC 1 ..... 43
3.1.5 Register description ..... 44
3.2 Timer modules ..... 47
3.2.1 Timer 1 and Timer 2 ..... 47
3.2.2 Watchdog timer ..... 48
3.2.3 PWM counter ..... 48
3.2.4 Register description ..... 50
3.3 Interrupt processing of the HFC-S active ..... 54
3.3.1 Functional description ..... 54
3.3.2 Register description of the main interrupt controller ..... 57
4 ISDN related modules ..... 61
4.1 FSC-PLL module ..... 61
4.1.1 FSC source selection ..... 62
4.1.2 Functional description of the FSC-PLL ..... 63
4.1.3 The constructed FSC ..... 64
4.1.4 Register description ..... 66
4.2 S/T-HDLC controller ..... 69
4.2.1 Functional description ..... 69
4.2.2 Register description ..... 72
4.2.3 State matrices for NT and TE ..... 92
4.2.4 Binary organisation of the frame ..... 94
4.2.5 S/T interface circuitry ..... 95
4.3 PCM highway module ..... 97
4.3.1 Overview ..... 97
4.3.2 Switching buffer mechanism ..... 98
4.3.3 Time slot configuration ..... 99
4.3.4 Peripheral frame synchronization signals ..... 100
4.3.5 Enabling a PCM highway ..... 100
4.3.6 Disabling a PCM highway ..... 102
4.3.7 Register description ..... 103
4.4 Switching unit ..... 117
4.4.1 Source index registers ..... 117
4.4.2 Destination codes ..... 117
4.4.3 Register description ..... 120
4.5 CODEC module ..... 122
4.5.1 Functional description ..... 122
4.5.2 Register description ..... 123
5 Interfaces ..... 127
5.1 General purpose input and output pins (GPIO) ..... 127
5.1.1 Functional description ..... 127
5.1.2 Register description ..... 129
5.2 UART module ..... 134
5.2.1 Functional description ..... 134
5.2.2 Register description ..... 137
5.3 USB module ..... 145
5.3.1 Register description ..... 147
A HFC-S active package dimensions ..... 159
B Power supply and ground distribution ..... 160
B. 1 Digital supply pins ..... 160
B. 2 Analog supply pins ..... 160
C Multiplexer control logic of the PLL 1 block ..... 161
D Examples circuitry for HFC-S active ..... 162

## General Remarks to Notations

1. Numerical values have different notations for various number systems, e.g. the hexadecimal value $0 \times C 9$ is binary '11001001' and in decimal notation 201.
2. The first letter of registers and their bit (resp. bitmap) names indicates the typ: ' $R_{-} \ldots$ ' is a register, ' $A_{\ldots} \ldots$ ' is an array-register, ' $V_{-} \ldots$ ' is a bit or bitmap value and ' $\mathrm{M}_{\mathbf{L}} \ldots$ ' is its bitmap mask, i.e. all bits of the bitmap are set to '1'.

## List of Figures

1 HFC-S active application overview ..... 15
2 HFC-S active block diagram ..... 17
3 Address space of HFC-S active ..... 18
4 HFC-S active pinout ..... 19
5 Connecting external memory components to the HFC-S active ..... 31
6 External bus interface timing diagram ..... 33
7 SDRAM interface timing ..... 34
8 Clock distribution in the HFC-S active ..... 40
9 Programmable PLL 1 block ..... 42
10 Programmable PLL2 block ..... 43
11 Internal structure of the 16 bit Timer 1 ..... 48
12 Internal structure of the watchdog timer ..... 49
13 Internal structure of the PWM counter ..... 49
14 Interrupt control structure of HFC-S active ..... 55
15 Overview of the FSC signal source selection of the FSC-PLL ..... 62
16 Overview of the internal structure of the FSC-PLL ..... 63
17 Principle of the phase correction ..... 64
18 Programmable phase position for the FSC signal ..... 65
19 Data path configuration options for the S/T-HDLC module ..... 70
20 HDLC frame format ..... 70
21 FIFO pointer structure ..... 71
22 Frame structure at reference point $S$ and $T$ ..... 94
23 The scheme of the PCM highway interface ..... 99
24 PCM timing with the configuration shown in table 33 (1st line) ..... 101
25 PCM timing with the configuration shown in table 33 (2nd line) ..... 101
26 PCM timing with the configuration shown in table 33 (3rd line) ..... 101
27 Data distribution in the HFC-S active system ..... 117
28 Simplified representation for the primary GPIO[15:0] functionality ..... 127
29 Logic levels of the UART interface ..... 136
30 USB input scheme ..... 146
31 HFC-S active package dimensions ..... 159
32 Clock switching behaviour of PLL multiplexer . ..... 161
33 Clock switching behaviour of divider multiplexer ..... 161

## List of Tables

1 Overview of primary/secondary function pins and committed registers ..... 20
3 Overview of the HFC-S active external bus interface pins ..... 30
4 Overview of the HFC-S active external bus interface registers ..... 31
5 Recommended values for waitstates programming ..... 34
6 Overview of the HFC-S active clock pins ..... 39
7 Overview of the HFC-S active clock registers ..... 39
8 Suitable values for CNT 1A programming ..... 39
9 Suitable values for PLL 2 programming ..... 39
10 Suitable values for CNT 1B programming ..... 40
11 Suitable values for PLL 1 programming (DIV 1 disabled) ..... 42
12 Overview of the HFC-S active timer pins ..... 47
13 Overview of the HFC-S active timer registers ..... 47
14 Overview of the HFC-S active interrupt pins ..... 54
15 Overview of the HFC-S active interrupt registers ..... 54
16 Bit numbering of the interrupt sub-controller ..... 55
17 Bit names of the interrupt registers ..... 56
18 Overview of the HFC-S active FSC-PLL pins ..... 61
19 Overview of the HFC-S active FSC-PLL registers ..... 61
20 Overview of the HFC-S active S/T-HDLC pins ..... 69
21 Overview of the HFC-S active S/T-HDLC registers ..... 69
22 Control field organization of the HDLC mode ..... 71
23 Bitmap description of the FIFO transmit status ..... 76
24 Bitmap description of the FIFO receive status (B1- and B2-channel) ..... 76
25 Bitmap description of the FIFO receive status (D-channel) ..... 77
26 Activation / deactivation layer 1 for finite state matrix for NT ..... 92
27 Activation / deactivation layer 1 for finite state matrix for TE ..... 93
28 S/T module part numbers and manufacturers (part 1) ..... 95
29 S/T module part numbers and manufacturers (part 2) ..... 96
30 Overview of the HFC-S active PCM highway pins ..... 97
31 Overview of the HFC-S active PCM highway registers ..... 97
32 Name mapping between PCM interface pins and IOM-2 abbreviations ..... 98
33 Configuration settings for the timing examples in figures 24 to 26 ..... 101
34 Overview of the HFC-S active switching unit registers ..... 117
35 Source registers of the switching unit. ..... 118
36 Destination codes of the switching unit ..... 119
37 Overview of GPIO functions ..... 128
38 Baud rate programming values ..... 135
39 Bitmap description of the UART transmit FIFO status ..... 143
40 Bitmap description of the UART receive FIFO status ..... 143
41 Overview of the HFC-S active USB pins ..... 145
42 Overview of the HFC-S active USB registers ..... 145
43 Power supply and ground pins of the digital subsystems ..... 160
44 Power supply and ground pins of the mixed signal subsystems ..... 160

## List of Registers (sorted by name)

The first letter of the register names indicates the typ: ' $R \ldots$. . is a register, 'A. ...' is an arrayregister. The index of array-registers is either the FIFO, channel or slot which has to be specified in the appropriate register.

| Address | Width | Name | Mode | Page |
| :---: | :---: | :---: | :---: | :---: |
| 0x00080040 | 16 | R_CNT1B_CFG | r/w | 46 |
| 0x000D000C | 32 | R_CODEC_CTRL | r/w | 125 |
| 0x000B01E0 | 32 | R_CODEC_IDX | r/w | 121 |
| 0x000D0004 | 32 | R_CODEC_RX | r | 123 |
| 0x000D0008 | 32 | R_CODEC_RX8 | r | 124 |
| 0x000D0000 | 32 | R_CODEC_TX | r/w | 123 |
| 0x00080028 | 32 | R_DIV1_CFG | r/w | 45 |
| $0 \times 00080000$ | 16 | R_FIQ_CTRL | r/w | 57 |
| $0 \times 00080008$ | 16 | R_FIQ_STATUS | r/w | 59 |
| $0 \times 00090030$ | 32 | R_FSC_CFG | r/w | 67 |
| $0 \times 00090034$ | 32 | R_FSC_CONST | r/w | 68 |
| $0 \times 00090028$ | 16 | R_FSC_IRQ | r/w | 66 |
| $0 \times 00090014$ | 32 | R_GPIO_CFG | r/w | 129 |
| $0 \times 00090024$ | 32 | R_GPIO_CTRL1 | r/w | 131 |
| $0 \times 00080030$ | 32 | R_GPIO_CTRL2 |  | 133 |
| $0 \times 00090020$ | 32 | R_GPIO_IN1 | r | 130 |
| $0 \times 00080034$ | 16 | R_GPIO_IN2 | r | 130 |
| $0 \times 00090018$ | 32 | R_GPIO_IRQ_CTRL | r/w | 129 |
| 0x0009001C | 32 | R_GPIO_OUT | r/w | 130 |
| 0x0008002C | 32 | R_GPO_CTRL | r/w | 132 |
| 0x000B0210 | 32 | R_HW_SL_CNT | r | 116 |
| 0x000B0204 | 16 | R_HW1_CTRL | r/w | 111 |
| 0x000B00C0 | 32 | R_HW1_IDX | r/w | 120 |
| 0x000B0120 | 32 | R_HW1_RX_CUR | r/w | 105 |
| 0x000B0020 | 32 | R_HW1_RX $\perp$ AST | r/w | 103 |
| 0x000B01E8 | 32 | R_HW1_TS_EN | r/w | 107 |
| 0x000B0100 | 32 | R_HW1_TX_CUR | r/w | 105 |
| 0x000B0000 | 32 | R_HW1_TX_NEXT | r/w | 103 |
| 0x000B0208 | 16 | R_HW2_CTRL | r/w | 113 |
| 0x000B00E0 | 32 | R_HW2_IDX | r/w | 120 |
| 0x000B0160 | 32 | R_HW2_RX_CUR | r/w | 106 |
| 0x000B0060 | 32 | R_HW2_RX $\perp$ AST | r/w | 104 |
| 0x000B01EC | 32 | R_HW2_TS_EN | r/w | 107 |
| 0x000B0140 | 32 | R_HW2_TX_CUR | r/w | 106 |
| 0x000B0040 | 32 | R_HW2_TX_NEXT | r/w | 104 |
| 0x000B020C | 16 | R_HW3_CTRL | r/w | 115 |
| 0x000B01C0 | 32 | R_HW3_IDX | r/w | 120 |
| 0x000B01A0 | 32 | R_HW3_RX_CUR | r/w | 107 |
| 0x000B00A0 | 32 | R_HW3_RX $\perp$ AST | r/w | 105 |
| 0x000B01F0 | 32 | R_HW3_TS_EN | r/w | 108 |
| 0x000B0180 | 32 | R_HW3_TX_CUR | r/w | 106 |
| 0x000B0080 | 32 | R_HW3_TX_NEXT | r/w | 104 |
| $0 \times 00080004$ | 16 | R_IRQ_CTRL | r/w | 58 |
| 0x0008000C | 16 | R_IRQ_STATUS | r/w | 60 |
| $0 \times 00080038$ | 8 | R_OSC_CFG | r/w | 45 |
| 0x000B0200 | 8 | R_PCM_CFG | r/w | 110 |
| 0x000B01F4 | 16 | R_PFSO_CFG | r/w | 108 |


| Address | Width | Name | Mode | Page |
| :---: | :---: | :---: | :---: | :---: |
| 0x000B01F6 | 16 | R_PFS1_CFG | r/w | 108 |
| 0x000B01F8 | 16 | R_PFS2_CFG | r/w | 109 |
| $0 \times 000 \mathrm{B01FA}$ | 16 | R_PFS3_CFG | r/w | 109 |
| 0x00080020 | 32 | R_PLL1_CFG | r/w | 44 |
| 0x00080024 | 32 | R_PLL2_CFG | r/w | 44 |
| $0 \times 0009000 \mathrm{C}$ | 32 | R_PWM_CFG | r/w | 52 |
| 0x00080010 | 16 | R_SDRAM_CTRL | r/w, r | 36 |
| $0 \times 000 \mathrm{C0038}$ | 16 | R_ST_B1_CRC | r/w | 81 |
| 0x000C0028 | 32 | R_ST_B1_RX_FIFO | r/w | 80 |
| 0x000C00F0 | 8 | R_ST_B1 RX | r | 90 |
| 0x000C001C | 32 | R_ST_B1_TX_FIFO | r/w | 79 |
| 0x000C00F4 | 8 | R_ST_B1_TX | w | 90 |
| $0 \times 000 \mathrm{C} 0014$ | 32 | R_ST_B12_IRQ_EN | r/w | 78 |
| 0x000C000C | 32 | R_ST_B12」RQ_STATUS | r/w | 77 |
| 0x000C0048 | 32 | R_ST_B12_STATUS | r | 84 |
| 0x000C003C | 16 | R_ST_B2_CRC | r/w | 82 |
| 0x000C0030 | 32 | R_ST_B2_RX_FIFO | r/w | 81 |
| 0x000C00F8 | 8 | R_ST_B2_RX | r | 90 |
| 0x000C0020 | 32 | R_ST_B2_TX_FIFO | r/w | 79 |
| 0x000C00FC | 8 | R_ST_B2_TX | w | 90 |
| 0x000C0000 | 32 | R_ST_CFG | r/w | 72 |
| 0x000C00DC | 8 | R_ST_CLK_CTRL | w | 89 |
| 0x000C0044 | 8 | R_ST_CTRL | r/w | 83 |
| 0x000C00C4 | 8 | R_ST_CTRL1 | w | 87 |
| 0x000C00C8 | 8 | R_ST_CTRL2 | w | 88 |
| 0x000C00CC | 8 | R_ST_CTRL3 | w | 88 |
| 0x000C0040 | 16 | R_ST_D_CRC | r/w | 82 |
| 0x000C0010 | 16 | R_ST_D_FIFO_STATUS | r/w | 78 |
| 0x000C0018 | 16 | R_ST_D_IRQ_EN | r/w | 78 |
| 0x000C0034 | 32 | R_ST_D_RX_FIFO | r/w | 81 |
| 0x000C0100 | 8 | R_ST_D_RX | r | 91 |
| 0x000C004C | 16 | R_ST_D_STATUS | r | 84 |
| 0x000C0024 | 32 | R_ST_D_TX_FIFO | r/w | 80 |
| 0x000C0104 | 8 | R_ST_D_TX | w | 91 |
| $0 \times 000 \mathrm{C0108}$ | 8 | R_STE_RX | r | 91 |
| 0x000B01E4 | 16 | R_ST」IDX | r/w | 121 |
| 0x000C00C0 | 8 | R_ST_RD_STATES | r | 85 |
| 0x000C0008 | 32 | R_ST_RX_STATUS | r | 74 |
| 0x000C00D0 | 8 | R_ST_SQ_MF | r/w, r, w | 89 |
| 0x000C0004 | 32 | R_ST_TX_STATUS | r | 74 |
| 0x000C00C0 | 8 | R_ST_WR_STATES | w | 86 |
| 0x00090004 | 32 | R_TIMER_CFG1 | r/w | 51 |
| 0x00090010 | 32 | R_TIMER_CFG2 | r/w | 53 |
| 0x0009002C | 32 | R_TIMER_PRELD | r/w | 50 |
| 0x00090000 | 32 | R_TIMER | r/w | 50 |
| 0x000A0010 | 16 | R_UART_BAUD | w | 138 |
| 0x000A0020 | 32 | R_UART_CFG | w | 139 |
| 0x000A0024 | 8 | R_UART_CLR | w | 140 |
| 0x000A0028 | 8 | R_UART_ECHO | r/w | 140 |
| 0x000A002C | 32 | R_UART_IRQ_CFG | r/w | 144 |
| 0x000A0020 | 32 | R_UART_PREVIEW | r | 142 |
| 0x000A0000 | 32 | R_UART_RX1 | r | 140 |
| 0x000A0004 | 32 | R_UART_RX2 | r | 141 |
| 0x000A0008 | 32 | R_UART_RX3 | r | 141 |
| 0x000A000C | 32 | R_UART_RX4 | r | 142 |


| Address | Width | Name | Mode | Page |
| ---: | ---: | :--- | :---: | ---: |
| 0x000A0024 | 32 | R_UART_STATUS | r | 143 |
| 0x000A0000 | 16 | R_UART_TX1 | w | 137 |
| 0x000A0004 | 16 | R_UART_TX2 | w | 137 |
| 0x000A0008 | 16 | R_UART_TX3 | w | 137 |
| 0x000A000C | 16 | R_UART_TX4 | w | 138 |
| 0x000E0000 | 8 | R_USB_ADDR | $\mathrm{r} / \mathrm{w}$ | 147 |
| 0x000E0004 | 8 | R_USB_CFG | $\mathrm{r} / \mathrm{w}, \mathrm{r}$ | 148 |
| 0x000E0008 | 8 | R_USB_CTRL | $\mathrm{r} / \mathrm{w}$ | 148 |
| 0x0008003C | 8 | R_USB_DRV | $\mathrm{r} / \mathrm{w}, \mathrm{r}$ | 147 |
| 0x000E000C | 8 | R_USB_EV1 | r | 149 |
| 0x000E0014 | 8 | R_USB_EV2 | r | 150 |
| 0x000E0010 | 8 | R_USB_EVMSK1 | $\mathrm{r} / \mathrm{w}$ | 150 |
| 0x000E0018 | 8 | R_USB_EVMSK2 | $\mathrm{r} / \mathrm{w}$ | 151 |
| 0x000E0038 | 8 | R_USB_ICMD | $\mathrm{r} / \mathrm{w}$ | 154 |
| 0x000E0034 | 8 | R_USB_IDATA | w | 153 |
| 0x000E0044 | 8 | R_USB_IEP_EN | $\mathrm{r} / \mathrm{w}, \mathrm{r}$ | 155 |
| 0x000E0058 | 32 | R_USB_IEP_EV | $\mathrm{r} / \mathrm{w}$ | 157 |
| 0x000E005C | 32 | R_USB_IEP_EVMSK | $\mathrm{r} / \mathrm{w}$ | 158 |
| 0x000E0030 | 8 | R_USB_IEP_SEL | $\mathrm{r} / \mathrm{w}$ | 153 |
| 0x000E004C | 8 | R_USB_IEP_STALL | $\mathrm{r} / \mathrm{w}$ | 156 |
| 0x000E003C | 8 | R_USB_ISTATUS | r | 154 |
| 0x000E0028 | 8 | R_USB_OCMD | $\mathrm{r} / \mathrm{w}$ | 152 |
| 0x000E0024 | 8 | R_USB_ODATA | r | 151 |
| 0x000E0040 | 8 | R_USB_OEP_EN | $\mathrm{r} / \mathrm{w}, \mathrm{r}$ | 155 |
| 0x000E0050 | 8 | R_USB_OEP_EV | r | 157 |
| 0x000E0054 | 32 | R_USB_OEP_EVMSK | $\mathrm{r} / \mathrm{w}$ | 157 |
| 0x000E0020 | 8 | R_USB_OEP_SEL | $\mathrm{r} / \mathrm{w}$ | 151 |
| 0x000E0048 | 8 | R_USB_OEP_STALL | $\mathrm{r} / \mathrm{w}$ | 156 |
| 0x000E002C | 8 | R_USB_OSTATUS | r | 152 |
| 0x00090008 | 32 | R_WD | $\mathrm{r} / \mathrm{w}$ | 51 |
| 0x00080018 | 32 | R_WS1 | $\mathrm{r} / \mathrm{w}$ | 37 |
| 0x0008001C | 32 | R_WS2 | $\mathrm{r} / \mathrm{w}$ | 38 |

## List of Registers (sorted by address)

The first letter of the register names indicates the typ: ' $\mathrm{R} \ldots$. . ' is a register, ' $\mathrm{A} . \ldots$ ' is an arrayregister. The index of array-registers is either the FIFO, channel or slot which has to be specified in the appropriate register.

| Address | Width | Name | Mode | Page |
| :---: | :---: | :---: | :---: | :---: |
| 0x00080000 | 16 | R_FIQ_CTRL | r/w | 57 |
| 0x00080004 | 16 | R_IRQ_CTRL | r/w | 58 |
| 0x00080008 | 16 | R_FIQ_STATUS | r/w | 59 |
| 0x0008000C | 16 | R_IRQ_STATUS | r/w | 60 |
| 0x00080010 | 16 | R_SDRAM_CTRL | r/w, r | 36 |
| $0 \times 00080018$ | 32 | R_WS1 | r/w | 37 |
| $0 \times 0008001 \mathrm{C}$ | 32 | R_WS2 | r/w | 38 |
| 0x00080020 | 32 | R_PLL1_CFG | r/w | 44 |
| $0 \times 00080024$ | 32 | R_PLL2_CFG | r/w | 44 |
| 0x00080028 | 32 | R_DIV1_CFG | r/w | 45 |
| 0x0008002C | 32 | R_GPO_CTRL | r/w | 132 |
| $0 \times 00080030$ | 32 | R_GPIO_CTRL2 |  | 133 |
| $0 \times 00080034$ | 16 | R_GPIO_IN2 | r | 130 |
| $0 \times 00080038$ | 8 | R_OSC_CFG | r/w | 45 |
| 0x0008003C | 8 | R_USB_DRV | r/w, r | 147 |
| 0x00080040 | 16 | R_CNT1B_CFG | r/w | 46 |
| $0 \times 00090000$ | 32 | R_TIMER | r/w | 50 |
| $0 \times 00090004$ | 32 | R_TIMER_CFG1 | r/w | 51 |
| 0x00090008 | 32 | R_WD | r/w | 51 |
| 0x0009000C | 32 | R_PWM_CFG | r/w | 52 |
| $0 \times 00090010$ | 32 | R_TIMER_CFG2 | r/w | 53 |
| $0 \times 00090014$ | 32 | R_GPIO_CFG | r/w | 129 |
| $0 \times 00090018$ | 32 | R_GPIO_IRQ_CTRL | r/w | 129 |
| 0x0009001C | 32 | R_GPIO_OUT | r/w | 130 |
| 0x00090020 | 32 | R_GPIO_IN1 | r | 130 |
| $0 \times 00090024$ | 32 | R_GPIO_CTRL1 | r/w | 131 |
| 0x00090028 | 16 | R_FSC_IRQ | r/w | 66 |
| 0x0009002C | 32 | R_TIMER_PRELD | r/w | 50 |
| 0x00090030 | 32 | R_FSC_CFG | r/w | 67 |
| $0 \times 00090034$ | 32 | R_FSC_CONST | r/w | 68 |
| 0x000A0000 | 32 | R_UART_RX1 | r | 140 |
| 0x000A0000 | 16 | R_UART_TX1 | w | 137 |
| 0x000A0004 | 32 | R_UART_RX2 | r | 141 |
| 0x000A0004 | 16 | R_UART_TX2 | w | 137 |
| 0x000A0008 | 32 | R_UART_RX3 | r | 141 |
| 0x000A0008 | 16 | R_UART_TX3 | W | 137 |
| 0x000A000C | 32 | R_UART_RX4 | r | 142 |
| 0x000A000C | 16 | R_UART_TX4 | w | 138 |
| 0x000A0010 | 16 | R_UART_BAUD | W | 138 |
| 0x000A0020 | 32 | R_UART_PREVIEW | r | 142 |
| 0x000A0020 | 32 | R_UART_CFG | W | 139 |
| 0x000A0024 | 32 | R_UART_STATUS | r | 143 |
| 0x000A0024 | 8 | R_UART_CLR | W | 140 |
| 0x000A0028 | 8 | R_UART_ECHO | r/w | 140 |
| 0x000A002C | 32 | R_UART_IRQ_CFG | r/w | 144 |
| 0x000B0000 | 32 | R_HW1_TX_NEXT | r/w | 103 |
| 0x000B0020 | 32 | R_HW1 RX」AST | r/w | 103 |


| Address | Width | Name | Mode | Page |
| :---: | :---: | :---: | :---: | :---: |
| 0x000B0040 | 32 | R_HW2_TX NEXT | r/w | 104 |
| 0x000B0060 | 32 | R_HW2_RX_LAST | r/w | 104 |
| 0x000B0080 | 32 | R_HW3_TX」NEXT | r/w | 104 |
| 0x000B00A0 | 32 | R_HW3_RX_LAST | r/w | 105 |
| 0x000B00C0 | 32 | R_HW1_IDX | r/w | 120 |
| 0x000B00E0 | 32 | R_HW2_IDX | r/w | 120 |
| 0x000B0100 | 32 | R_HW1_TX_CUR | r/w | 105 |
| 0x000B0120 | 32 | R_HW1_RX_CUR | r/w | 105 |
| 0x000B0140 | 32 | R_HW2_TX_CUR | r/w | 106 |
| 0x000B0160 | 32 | R_HW2_RX_CUR | r/w | 106 |
| 0x000B0180 | 32 | R_HW3_TX_CUR | r/w | 106 |
| 0x000B01A0 | 32 | R_HW3_RX_CUR | r/w | 107 |
| 0x000B01C0 | 32 | R_HW3_IDX | r/w | 120 |
| 0x000B01E0 | 32 | R_CODEC_IDX | r/w | 121 |
| 0x000B01E4 | 16 | R_ST_IDX | r/w | 121 |
| 0x000B01E8 | 32 | R_HW1_TS_EN | r/w | 107 |
| 0x000B01EC | 32 | R_HW2_TS_EN | r/w | 107 |
| $0 \times 000 \mathrm{B01F0}$ | 32 | R_HW3_TS_EN | r/w | 108 |
| 0x000B01F4 | 16 | R_PFS0_CFG | r/w | 108 |
| 0x000B01F6 | 16 | R_PFS1_CFG | r/w | 108 |
| 0x000B01F8 | 16 | R_PFS2_CFG | r/w | 109 |
| $0 \times 000 \mathrm{B01FA}$ | 16 | R_PFS3_CFG | r/w | 109 |
| 0x000B0200 | 8 | R_PCM_CFG | r/w | 110 |
| 0x000B0204 | 16 | R_HW1_CTRL | r/w | 111 |
| 0x000B0208 | 16 | R_HW2_CTRL | r/w | 113 |
| 0x000B020C | 16 | R_HW3_CTRL | r/w | 115 |
| 0x000B0210 | 32 | R_HW_SL_CNT | r | 116 |
| 0x000C0000 | 32 | R_ST_CFG | r/w | 72 |
| 0x000C0004 | 32 | R_ST_TX_STATUS | r | 74 |
| 0x000C0008 | 32 | R_ST_RX_STATUS | r | 74 |
| 0x000C000C | 32 | R_ST_B12_IRQ_STATUS | r/w | 77 |
| 0x000C0010 | 16 | R_ST_D_FIFO_STATUS | r/w | 78 |
| $0 \times 000 \mathrm{C0014}$ | 32 | R_ST_B12」RQ_EN | r/w | 78 |
| 0x000C0018 | 16 | R_ST_D_IRQ_EN | r/w | 78 |
| 0x000C001C | 32 | R_ST_B1_TX_FIFO | r/w | 79 |
| 0x000C0020 | 32 | R_ST_B2_TX_FIFO | r/w | 79 |
| 0x000C0024 | 32 | R_ST_D_TX_FIFO | r/w | 80 |
| 0x000C0028 | 32 | R_ST_B1_RX_FIFO | r/w | 80 |
| $0 \times 000 \mathrm{C} 0030$ | 32 | R_ST_B2_RX_FIFO | r/w | 81 |
| $0 \times 000 \mathrm{C0034}$ | 32 | R_ST_D_RX_FIFO | r/w | 81 |
| 0x000C0038 | 16 | R_ST_B1_CRC | r/w | 81 |
| 0x000C003C | 16 | R_ST_B2_CRC | r/w | 82 |
| 0x000C0040 | 16 | R_ST_D_CRC | r/w | 82 |
| 0x000C0044 | 8 | R_ST_CTRL | r/w | 83 |
| 0x000C0048 | 32 | R_ST_B12_STATUS | r | 84 |
| 0x000C004C | 16 | R_ST_D_STATUS | r | 8 |
| $0 \times 000 \mathrm{C} 00 \mathrm{C} 0$ | 8 | R_ST_RD_STATES | r | 85 |
| 0x000C00C0 | 8 | R_ST_WR_STATES | w | 86 |
| 0x000C00C4 | 8 | R_ST_CTRL1 | w | 87 |
| 0x000C00C8 | 8 | R_ST_CTRL2 | w | 88 |
| 0x000C00CC | 8 | R_ST_CTRL3 | w | 88 |
| 0x000C00D0 | 8 | R_ST_SQ_MF | r/w, r, w | 89 |
| 0x000C00DC | 8 | R_ST_CLK_CTRL | w | 89 |
| 0x000C00F0 | 8 | R_ST_B1_RX | r | 90 |
| 0x000C00F4 | 8 | R_ST_B1_TX | w | 90 |


| Address | Width | Name | Mode | Page |
| ---: | ---: | :--- | :---: | ---: |
| 0x000C00F8 | 8 | R_ST_B2_RX | r | 90 |
| 0x000C00FC | 8 | R_ST_B2_TX | w | 90 |
| 0x000C0100 | 8 | R_ST_D_RX | r | 91 |
| 0x000C0104 | 8 | R_ST_D_TX | w | 91 |
| 0x000C0108 | 8 | R_ST_E_RX | r | 91 |
| 0x000D0000 | 32 | R_CODEC_TX | $\mathrm{r} / \mathrm{w}$ | 123 |
| 0x000D0004 | 32 | R_CODEC_RX | r | 123 |
| 0x000D0008 | 32 | R_CODEC_RX8 | r | 124 |
| 0x000D000C | 32 | R_CODEC_CTRL | $\mathrm{r} / \mathrm{w}$ | 125 |
| 0x000E0000 | 8 | R_USB_ADDR | $\mathrm{r} / \mathrm{w}$ | 147 |
| 0x000E0004 | 8 | R_USB_CFG | $\mathrm{r} / \mathrm{w}, \mathrm{r}$ | 148 |
| 0x000E0008 | 8 | R_USB_CTRL | $\mathrm{r} / \mathrm{w}$ | 148 |
| 0x000E000C | 8 | R_USB_EV1 | r | 149 |
| 0x000E0010 | 8 | R_USB_EVMSK1 | $\mathrm{r} / \mathrm{w}$ | 150 |
| 0x000E0014 | 8 | R_USB_EV2 | r | 150 |
| 0x000E0018 | 8 | R_USB_EVMSK2 | $\mathrm{r} / \mathrm{w}$ | 151 |
| 0x000E0020 | 8 | R_USB_OEP_SEL | $\mathrm{r} / \mathrm{w}$ | 151 |
| 0x000E0024 | 8 | R_USB_ODATA | r | 151 |
| 0x000E0028 | 8 | R_USB_OCMD | $\mathrm{r} / \mathrm{w}$ | 152 |
| 0x000E002C | 8 | R_USB_OSTATUS | r | 152 |
| 0x000E0030 | 8 | R_USB_IEP_SEL | $\mathrm{r} / \mathrm{w}$ | 153 |
| 0x000E0034 | 8 | R_USB_IDATA | w | 153 |
| 0x000E0038 | 8 | R_USB_ICMD | $\mathrm{r} / \mathrm{w}$ | 154 |
| 0x000E003C | 8 | R_USB_ISTATUS | r | 154 |
| 0x000E0040 | 8 | R_USB_OEP_EN | $\mathrm{r} / \mathrm{w}, \mathrm{r}$ | 155 |
| 0x000E0044 | 8 | R_USB_IEP_EN | $\mathrm{r} / \mathrm{w}, \mathrm{r}$ | 155 |
| 0x000E0048 | 8 | R_USB_OEP_STALL | $\mathrm{r} / \mathrm{w}$ | 156 |
| 0x000E004C | 8 | R_USB_IEP_STALL | $\mathrm{r} / \mathrm{w}$ | 156 |
| 0x000E0050 | 8 | R_USB_OEP_EV | r | 157 |
| 0x000E0054 | 32 | R_USB_OEP_EVMSK | $\mathrm{r} / \mathrm{w}$ | 157 |
| 0x000E0058 | 32 | R_USB_IEP_EV | $\mathrm{r} / \mathrm{w}$ | 157 |
| 0x000E005C | 32 | R_USB_IEP_EVMSK | $\mathrm{r} / \mathrm{w}$ | 158 |

## 1 General description

### 1.1 System overview

The HFC-S active is a single-chip solution for ISDN telecommunication applications. The device is designed for the following applications:

- ISDN telephones with / without data port
- ISDN PABX and ISDN POTS terminal adapters
- ISDN USB terminal adapters
- ISDN RS 232 terminal adapters
- various other ISDN applications by using external peripherals (e.g. ISDN LAN router)


Figure 1: HFC-S active application overview

### 1.2 Features

- The HFC-S active contains a powerful 32 bit ARM7 ${ }^{T M}$ RISC controller with a 32 bit address space operating at up to 61.440 MHz under worst case commercial conditions.
- Internal 16 kbyte SRAM (zero wait states)
- Supports $8 / 16$ bit SRAM/Flash and 16 bit external SDRAM memory
- Advanced SDRAM controller with minimum wait states (full column burst mode)
- 5 independent external address spaces with software programmable wait state generation
- Full I. 430 ITU S/T ISDN support in TE and NT mode
- Integrated ISDN S/T-controller with B- and D-channel HDLC support
- 6 independent read and write HDLC-controllers for B1-, B2- and D-channel
- B1-, B2- and D-channel transparent mode independently selectable
- Integrated FIFOs with 64 byte per channel and direction
- 2 integrated audio CODECs for the connection of analog devices (e.g. phone, fax, answering machine in PABX applications or handset in telephone applications)
- 3 independently programmable PCM highways with programmable switching unit between the $3 \times 32$ PCM highway channels (time slots), the B1- and B2-channels of the S/T-interface and the 2 CODECs
- Integrated high speed RS 232 interface (UART) with programmable data rate from 1.2 kbaud to 230.4 kbaud (theoretical maximum data rate: $1 / 8$ of the system frequency $f_{\text {sys }}$ )
- ROM code for UART boot option integrated
- Full speed 12 Mbps Universal Serial Bus (USB) interface integrated compliant to USB specification 1.1 with
- 4 input data endpoints with 64 byte FIFO each
- 4 output data endpoints with 64 byte FIFO each
- Bidirectional control endpoint with 16 byte FIFO per direction
- On-chip USB transceiver
- Control, interrupt and bulk transfer types
- Bidirectional half-duplex link
- Serial bus interface engine with packet decoding / generation, CRC generation and checking, NRZI encoding / decoding and bit-stuffing
- 2 programmable 16 bit timers with 8 bit prescaler with interrupt capability
- 10 bit programmable pulse width modulator (PWM) with interrupt capability
- Watchdog timer with interrupt capability and reset generation capability
- Up to 31 GPIO pins, 16 of these with interrupt capability
- Flexible and efficient interrupt processing for all system modules
- 3.3 V CMOS technology
- operation temperature range $0^{\circ} \mathrm{C} \ldots+70^{\circ} \mathrm{C}$
- PQFP 160 case


### 1.3 Functional description

The HFC-S active is an ISDN telecommunication microprocessor system on a single chip (SoC). It is based on a powerful 32 bit $\mathrm{ARM}^{T M}$ RISC processor with 16 bit and 32 bit instruction set. This industrial standard processor includes on-chip debugging facilities (embedded ICE).

The HFC-S active includes a 16 kbyte high speed memory, a S/T interface with layer 1 and layer 2 functions for the D-, B1- and B2-channel, a full speed USB-interface and a standard RS 232 interface. The CPU can boot from external Flash or from the RS 232 interface. The following block diagram illustrates the powerful architecture of the HFC-S active.


Figure 2: HFC-S active block diagram
The integrated CODECs allow the connection to telephone hand-sets or POTS ports e.g. for PABX applications. The CODECs have a programmable power-down mode. A processor controlled power management is supported. The programmable PLL allows to vary the system clock speed in the range from 12.288 MHz to 61.440 MHz .

### 1.4 Address space

The HFC-S active has an internal $4 \mathrm{k} \times 32$ SRAM (16 kbyte) with the address range from $0 \times 00000$ to $0 \times 3 F F F$. The address area $0 \times 00000$ to $0 \times 0001 \mathrm{~F}$ is reserved for exception handlers like shown in figure 3. The remaining SRAM can be used by application programs.

The internal ROM is divided into two sections:

- An 8 kbyte ROM which contains the first level boot loader and
- the 512 kbyte I/O area where the HFC-S active registers are located.

External SRAM, FLASH, SDRAM and peripherals are located at the address areas shown in figure 3. All other addresses are not used with the HFC-S active.


Figure 3: Address space of HFC-S active

### 1.5 Pin description

Pins with primary / secondary function are marked in figure 4 . Table 1 shows an overview of these pins. The initial value of the register bits select always the primary function. The bit value has to be toggled to switch to the secondary function of the corresponding pin.


Figure 4: HFC-S active pinout

Table 1: Overview of primary/secondary function pins and committed registers

| Pin number | Primary function | Secondary function | Register name | Bit name |
| :---: | :---: | :---: | :---: | :---: |
| 1 | CARRY1 | GPIO0 | R_GPIO_CTRL1 | V_GPIO0_TI1 |
| 9 | A20 | GPO2 | R_GPO_CTRL | V_GPO2_EN |
| 10 | A21 | GPO3 | R_GPO_CTRL | V_GPO3_EN |
| 12 | A18 | GPO0 | R_GPO_CTRL | V_GPOO_EN |
| 13 | A19 | GPO1 | R_GPO_CTRL | V_GPO1_EN |
| 86 | CLK_OUT | GPIO17 | R_GPIO_CTRL2 | V_GPIO17_CNT1B |
| 88 | EOFT | GPIO15 | R_GPIO_CTRL1 | V_GPIO15_EOFT |
| 89 | DK_REP | GPIO14 | R_GPIO_CTRL1 | V_GPIO14_DKREP |
| 90 | DK_EN | GPIO13 | R_GPIO_CTRL1 | V_GPIO13_DKEN |
| 101 | SDI1 | GPIO18 | R_GPIO_CTRL2 | V_GPIO18_EN |
| 102 | SDO1 | GPIO19 | R_GPIO_CTRL2 | V_GPIO19_EN |
| 103 | BCLK1 | GPIO20 | R_GPIO_CTRL2 | V_GPIO20_EN |
| 104 | FSC1 | GPIO21 | R_GPIO_CTRL2 | V_GPIO21_EN |
| 105 | SDI2 | GPIO22 | R_GPIO_CTRL2 | V_GPIO22_EN |
| 106 | SDO2 | GPIO23 | R_GPIO_CTRL2 | V_GPIO23_EN |
| 109 | BCLK2 | /CTS | R_GPIO_CTRL2 | V_NCTS_EN |
| 110 | FSC2 | /RTS | R_GPIO_CTRL2 | V_NRTS_EN |
| 111 | RXD | GPIO24 | R_GPIO_CTRL2 | V_GPIO24_EN |
| 112 | TXD | GPIO25 | R_GPIO_CTRL2 | V_GPIO25_EN |
| 115 | CLK_ST | GPIO12 | R_GPIO_CTRL1 | V_GPIO12_CNT1A |
| 116 | CLK_EXT | GPIO11 | R_GPIO_CTRL1 | V_GPIO11_CNT1B |
| 117 |  | GPIO10 | R_GPIO_CTRL1 | V_GPIO10_FSC_CONST |
| 118 | FSC_TE | GPIO9 | R_GPIO_CTRL1 | V_GPIO9_FSC_ST |
| 119 | WDT | GPIO8 | R_GPIO_CTRL1 | V_GPIO8_WD |
| 120 | PFS3 | GPIO7 | R_GPIO_CTRL1 | V_GPIO7_PFS3 |
| 121 | PFS2 | GPIO6 | R_GPIO_CTRL1 | V_GPIO6_PFS2 |
| 122 | PSF1 | GPIO5 | R_GPIO_CTRL1 | V_GPIO5_PFS1 |
| 157 | PFS0 | GPIO4 | R_GPIO_CTRL1 | V_GPIO4_PFS0 |
| 158 |  | GPIO3 | R_GPIO_CTRL1 | V_GPIO3_FSC |
| 159 | PWM_OUT | GPIO2 | R_GPIO_CTRL1 | V_GPIO2_PWM |
| 160 | CARRY2 | GPIO1 | R_GPIO_CTRL1 | V_GPIO1_TI2 |



| Pin | Function | Name | I/O | Description | (continued from previous page) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\mathrm{U}_{\text {in }} / \mathrm{V}$ | $\mathrm{I}_{\text {out }} / \mathrm{mA}$ |
| 28 |  | A9 | O | external address bus |  | 8 |
| 29 |  | DVCC |  | digital power supply |  |  |
| 30 |  | DGND |  | digital ground |  |  |
| 31 |  | A10 | O | external address bus |  | 8 |
| 32 |  | A3 | O | external address bus |  | 8 |
| 33 |  | A2 | O | external address bus |  | 8 |
| 34 |  | A1 | O | external address bus |  | 8 |
| 35 |  | A0 | O | external address bus |  | 8 |
| 36 |  | /CS5 | O | chip select for external SDRAM (active low) |  | 8 |
| 37 |  | /CS4 | O | chip select for external peripherals (active low) |  | 8 |
| 38 |  | /CS3 | O | chip select for external Flash 2 (active low) |  | 8 |
| 39 |  | /CS2 | O | chip select for external Flash 1 (active low) |  | 8 |
| 40 |  | /CS1 | O | chip select for external SRAM (active low) |  | 8 |
| 41 |  | DGND |  | digital ground |  |  |
| 42 |  | DVCC |  | digital power supply |  |  |
| 43 |  | /WE | O | write strobe for external asynchronous memories (active low) |  | O |
| 44 |  | /RAS | O | row address strobe for the external SDRAM (active low) |  | 8 |
| 45 |  | /CAS | O | column address strobe for the external SDRAM (active low) |  | 8 |
| 46 |  | /WE_SD | O | $\begin{aligned} & \text { write strobe for the } \\ & \text { SDRAM (active low) } \end{aligned}$ |  | 8 |
| 47 |  | /OE | O | output enable for external asynchronous memories (active low) |  | 8 |
| 48 |  | DQML | O | low byte write mask for SDRAM |  | 8 |
| 49 |  | D7 | I/O | external data bus | LVCMOS | 8 |
| 50 |  | D6 | I/O | external data bus | LVCMOS | 8 |
| 51 |  | D5 | I/O | external data bus | LVCMOS | 8 |

(continued on next page)

| Pin | Function | Name | I/O | Description | (continued from previous page) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\mathrm{U}_{\text {in }} / \mathrm{V}$ | $\mathrm{I}_{\text {out }} / \mathrm{mA}$ |
| 52 |  | D4 | I/O | external data bus | LVCMOS | 8 |
| 53 |  | D3 | I/O | external data bus | LVCMOS | 8 |
| 54 |  | D2 | I/O | external data bus | LVCMOS | 8 |
| 55 |  | DGND |  | digital ground |  |  |
| 56 |  | D1 | I/O | external data bus | LVCMOS | 8 |
| 57 |  | D0 | I/O | external data bus | LVCMOS | 8 |
| 58 |  | DVCC |  | digital power supply |  |  |
| 59 |  | CKE_SD | O | clock enable for SDRAM |  | 8 |
| 60 |  | CLK_SD | O | clock for SDRAM |  | 8 |
| 61 |  | DGND |  | digital ground |  |  |
| 62 |  | DQMU | O | high byte write mask for SDRAM |  | 8 |
| 63 |  | D8 | I/O | external data bus | LVCMOS | 8 |
| 64 |  | D9 | I/O | external data bus | LVCMOS | 8 |
| 65 |  | D10 | I/O | external data bus | LVCMOS | 8 |
| 66 |  | D11 | I/O | external data bus | LVCMOS | 8 |
| 67 |  | D12 | I/O | external data bus | LVCMOS | 8 |
| 68 |  | D13 | I/O | external data bus | LVCMOS | 8 |
| 69 |  | D14 | I/O | external data bus | LVCMOS | 8 |
| 70 |  | D15 | I/O | external data bus | LVCMOS | 8 |
| 71 |  | DVCC |  | digital power supply |  |  |
| 72 |  | DGND |  | digital ground |  |  |
| 73 |  | USB+ | I/O | differential USB port (positive) | USB | USB |
| 74 |  | USB- | I/O | differential USB port (negative) | USB | USB |
| 75 |  | GPI0 | I | general purpose input pin | LVCMOS (PD) |  |
| 76 |  | TX1_HI | O | transmit port (high) for the $\mathrm{S} / \mathrm{T}$ interface |  | S/T |
| 77 |  | /TX_EN | O | transmit enable port |  | S/T |
| 78 |  | TX2_HI | O | transmit port (high) for the $\mathrm{S} / \mathrm{T}$ interface |  | S/T |
| 79 |  | TX2_LO | O | transmit port (low) for the S/T interface |  | S/T |


| Pin | Function | Name | I/O | Description | (continued from previous page) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\mathrm{U}_{\text {in }} / \mathrm{V}$ | $\mathrm{I}_{\text {out }} / \mathrm{mA}$ |
| 80 |  | TX1_LO | O | transmit port (low) for the S/T interface |  | S/T |
| 81 |  | R2 | I | receive port for the $\mathrm{S} / \mathrm{T}$ interface | S/T |  |
| 82 |  | LEV_R2 | I | level detect for R2 | S/T |  |
| 83 |  | LEV_R1 | I | Level detect for R1 | S/T |  |
| 84 |  | R1 | I | receive port for the $\mathrm{S} / \mathrm{T}$ interface | S/T |  |
| 85 |  | ADJ_LEV |  | adjust level control for the S/T interface |  | S/T |
| 86 | 1st function 2nd function | CLK_OUT GPIO17 | $\begin{gathered} \mathrm{O} \\ \mathrm{I} / \mathrm{O} \end{gathered}$ | system clock $f_{\text {sys }}$ general purpose input/output pin | LVCMOS | 4 (SL) |
| 87 |  | GPIO16 | I/O | general purpose input/output pin | LVCMOS | 4 (SL) |
| 88 | 1st function 2nd function | EOFT <br> GPIO15 | $\begin{gathered} \mathrm{O} \\ \mathrm{I} / \mathrm{O} \end{gathered}$ | EOFT signal of the $\mathrm{S} / \mathrm{T}$ interface general purpose input/output pin | LVCMOS | 4 (SL) |
| 89 | 1 st function 2nd function | DK_REP <br> GPIO14 | O I/O | DK_REP signal of the S/T interface general purpose input/ output pin | LVCMOS | 4 (SL) |
| 90 | 1st function <br> 2nd function | DK_EN <br> GPIO13 | $\begin{gathered} \mathrm{O} \\ \mathrm{I} / \mathrm{O} \end{gathered}$ | DK_EN signal of the S/T interface general purpose input/ output pin | LVCMOS | 4 (SL) |
| 91 |  | DGND |  | digital ground |  |  |
| 92 |  | DVCC |  | digital power supply |  |  |
| 93 |  | SDIO | I | serial data input for PCM highway 1 | LVCMOS |  |
| 94 |  | SDO0 | O | serial data output for PCM highway 1 |  | 2 (tri) |
| 95 |  | BCLK0 | O | bit clock for PCM highway 1 |  | 2 (tri) |
| 96 |  | FSC0 | I/O | frame sync signal for PCM highway 1 | LVCMOS | 2 (tri) |
| 97 |  | PFS3 | O | peripheral frame sync signal |  | 2 |
| 98 |  | PFS2 | O | peripheral frame sync signal |  | 2 |


| Pin | Function | Name | I/O | Description | (continued from previous page) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\mathrm{U}_{\text {in }} / \mathrm{V}$ | $\mathrm{I}_{\text {out }} / \mathrm{mA}$ |
| 99 |  | PFS1 | O | peripheral frame sync signal |  | 2 |
| 100 |  | PFS0 | O | peripheral frame sync signal |  | 2 |
| 101 | 1 st function | SDI1 | I | serial data input for PCM highway 2 | LVCMOS | 2 |
|  | 2nd function | GPIO18 | I/O | general purpose input/output | LVCMOS | 2 |
| 102 | 1 st function | SDO1 | O | serial data output for PCM highway 2 | LVCMOS | 2 (tri) |
|  | 2nd function | GPIO19 | I/O | general purpose input/output | LVCMOS | 2 |
| 103 | 1 st function | BCLK1 | O | bit clock for PCM highway 2 | LVCMOS | 2 (tri) |
|  | 2nd function | GPIO20 | I/O | general purpose input/ output | LVCMOS | 2 |
| 104 | 1 st function | FSC1 | I/O | frame sync signal for PCM highway 2 | LVCMOS | 2 (tri) |
|  | 2nd function | GPIO21 | I/O | general purpose input/ output | LVCMOS | 2 |
| 105 | 1st function | SDI2 | I | serial data input for PCM highway 3 | LVCMOS | 2 |
|  | 2nd function | GPIO22 | I/O | general purpose input/output | LVCMOS | 2 |
| 106 | 1 st function | SDO2 | O | serial data output for PCM highway 3 | LVCMOS | 2 (tri) |
|  | 2nd function | GPIO23 | I/O | general purpose input/output | LVCMOS | 2 |
| 107 |  | DVCC |  | digital power supply |  |  |
| 108 |  | DGND |  | digital ground |  |  |
| 109 | 1 st function | BCLK2 |  | bit clock for PCM highway 2 | LVCMOS | 2 (tri) |
|  | 2nd function | /CTS | I | CTS signal (UART) |  |  |
| 110 | 1 st function | FSC2 |  | frame sync signal for PCM highway 3 |  | 2 (tri) |
|  | 2nd function | /RTS | O | RTS signal (UART) |  |  |
| 111 | 1 st function | RXD | I | $\begin{aligned} & \substack{\text { serial } \\ \text { (UART) }} \\ & \text { receive } \end{aligned}$ | LVCMOS | 2 |
|  | 2nd function | GPIO24 | I/O | general purpose input/output |  |  |
| 112 | 1 st function | TXD | O | $\underset{(\mathrm{UART})}{\substack{\text { serial }}} \text { transmit data }$ | LVCMOS | 2 |
|  | 2nd function | GPIO25 | I/O | general purpose input/output |  |  |
| 113 |  | DVCC |  | digital power supply |  |  |


| Pin | Function | Name | I/O | Description | (continued from previous page) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\mathrm{U}_{\text {in }} / \mathrm{V}$ | $\mathrm{I}_{\text {out }} / \mathrm{mA}$ |
| 114 |  | DGND |  | digital ground |  |  |
| 115 | 1st function 2nd function | $\begin{aligned} & \text { CLK_ST } \\ & \text { GPIO12 } \end{aligned}$ | $\begin{gathered} \mathrm{O} \\ \mathrm{I} / \mathrm{O} \end{gathered}$ | S/T clock $f_{\text {ISDN }}$ $\begin{aligned} & \text { general purpose in- } \\ & \text { put } / \text { output }\end{aligned}$ | LVCMOS | 4 (SL) |
| 116 | 1st function <br> 2nd function | CLK_EXT GPIO11 | $\begin{gathered} \mathrm{O} \\ \mathrm{I} / \mathrm{O} \end{gathered}$ | clock for external devices ( $f_{\text {ext }}$ ) <br> general purpose input/output | LVCMOS | 4 (SL) |
| 117 | 1st function 2nd function | GPIO10 | $\begin{gathered} \mathrm{O} \\ \mathrm{I} / \mathrm{O} \end{gathered}$ | general purpose input/output | LVCMOS | 4 (SL) |
| 118 | 1st function <br> 2nd function | FSC_TE <br> GPIO9 | O I/O | FSC_TE signal of the S/T interface general purpose input/output | LVCMOS | 4 (SL) |
| 119 | 1 st function <br> 2nd function | WDT GPIO8 | $\begin{gathered} \mathrm{O} \\ \mathrm{I} / \mathrm{O} \end{gathered}$ | carry signal of the watchdog timer general purpose input/ output | LVCMOS | 4 (SL) |
| 120 | 1 st function 2nd function | PFS3 GPIO7 | O $\mathrm{I} / \mathrm{O}$ | peripheral frame sync 3 signal with interrupt capability <br> general purpose input/output | LVCMOS | 4 (SL) |
| 121 | 1st function <br> 2nd function | $\begin{aligned} & \text { PFS2 } \\ & \text { GPIO6 } \end{aligned}$ | O $\mathrm{I} / \mathrm{O}$ | peripheral frame sync 2 signal with interrupt capability <br> general purpose input/ output | LVCMOS | 4 (SL) |
| 122 | 1st function <br> 2nd function | PSF1 GPIO5 | O $\mathrm{I} / \mathrm{O}$ | peripheral frame sync 1 signal with interrupt capability <br> general purpose input/output | LVCMOS | 4 (SL) |
| 123 |  | XTALOUT2 | O | Output for the USB quartz oscillator |  | XTAL |
| 124 |  | XTALIN2 | I | Input for the USB quartz oscillator | XTAL |  |
| 125 |  | DGND |  | digital ground |  |  |
| 126 |  | AGND |  | analog/digital sub-bias power |  |  |
| 127 |  | AGND |  | analog ground |  |  |
| 128 |  | C_PLL2 |  | PLL filter capacitance | analog | analog |
| 129 |  | AVCC_PLL2 |  | analog power supply |  |  |
|  |  |  |  |  | (conti | next page) |


| $\underline{\text { Pin }}$ | Function | Name | I/O | Description | (continued from previous page) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\mathrm{U}_{\text {in }} / \mathrm{V}$ | $\mathrm{I}_{\text {out }} / \mathrm{mA}$ |
| 130 |  | DVCC_PLL2 |  | digital power supply |  |  |
| 131 |  | AVCC_CODEC2 |  | analog power supply |  |  |
| 132 |  | REFH1 |  |  | analog |  |
| 133 |  | REFL1 |  |  | analog |  |
| 134 |  | AGND |  | analog ground ( 0.0 V ) |  |  |
| 135 |  | APOSTOUT1 |  |  |  | analog |
| 136 |  | VREFOUT1 |  |  |  | analog |
| 137 |  | AMODIN1 |  |  | analog |  |
| 138 |  | AINFB1 |  |  |  | analog |
| 139 |  | DVCC_CODEC |  | digital power supply |  |  |
| 140 |  | DGND |  | digital ground |  |  |
| 141 |  | AINFB0 |  |  |  | analog |
| 142 |  | AMODIN0 |  |  | analog |  |
| 143 |  | VREFOUT0 |  |  |  | analog |
| 144 |  | APOSTOUT0 |  |  |  | analog |
| 145 |  | AGND |  | analog ground (0.0V) |  |  |
| 146 |  | REFH0 |  |  |  | analog |
| 147 |  | REFL0 |  |  | analog |  |
| 148 |  | AVCC_CODEC1 |  | analog power ( +3.3 V ) |  |  |
| 149 |  | DVCC_PLL1 |  | digital power supply |  |  |
| 150 |  | AVCC_PLL1 |  | analog power supply |  |  |
| 151 |  | C_PLL1 |  |  | analog | analog |
| 152 |  | AGND |  | analog ground |  |  |
| 153 |  | AGND |  | analog/digital sub-bias power |  |  |
| 154 |  | DGND |  | digital ground |  |  |
| 155 |  | XTALIN1 |  |  | XTAL |  |
| 156 |  | XTALOUT1 |  |  |  | XTAL |
| 157 | 1st function <br> 2nd function | PFS0 GPIO4 | O I/O | peripheral frame sync 0 signal with interrupt capability <br> general purpose input/ output | LVCMOS | 4 (SL) |


|  |  |  |  |  | (continued from previous page) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin | Function | Name | I/O | Description |  | $\mathrm{U}_{\text {in }} / \mathrm{V}$ | $\mathrm{I}_{\text {out }} / \mathrm{mA}$ |
| 158 | 1st function 2nd function | GPIO3 | $\begin{gathered} \mathrm{O} \\ \mathrm{I} / \mathrm{O} \end{gathered}$ | general purpose put/output | in- | LVCMOS | 4 (SL) |
| 159 | 1st function 2nd function | PWM_OUT GPIO2 | $\begin{gathered} \mathrm{O} \\ \mathrm{I} / \mathrm{O} \end{gathered}$ | PWM output general purpose put/output | in- | LVCMOS <br> LVCMOS | $\begin{aligned} & 4 \text { (SL) } \\ & 4 \text { (SL) } \end{aligned}$ |
| 160 | 1st function 2nd function | CARRY2 GPIO1 | $\begin{gathered} \mathrm{O} \\ \mathrm{I} / \mathrm{O} \end{gathered}$ | Timer 2 carry signal general purpose put/ output | in- | LVCMOS | 4 (SL) |

## Legend:

SL: slew rate controlled output pad
tri: tristate output pad

OD: open drain output pad
PU: pullup resistor integrated in input pad

## 2 CPU, memory and bus interface

## 2.1 $\mathrm{ARM}^{T M}{ }^{T M} \mathrm{CPU}$

The HFC-S active is based on the ARM7TDMI processor core revision $1 b^{1}$, which is a member of the Advanced RISC Machines (ARM) family of general purpose 32 bit microprocessors. The ARM7 TDMI offers high performance at a very low power consumption and cost.
The ARM7 ${ }^{T M}$ architecture is based on Reduced Instruction Set Computer (RISC) principles. The instruction set and related decode mechanisms are much simpler than those of microprogrammed Complex Instruction Set Computers (CISC). This simplicity results in a high instruction throughput and impressive real-time interrupt response from a small and cost-effective chip.

Pipelining is employed so that all parts of the processing and memory system can operate continuously. Typically, while one instruction is being executed, its successor is being decoded and a third instruction is being fetched from memory.

The ARM7 ${ }^{T M}$ memory interface has been designed to allow the performance potential to be realized without incurring high costs in the memory system. Speed-critical control signals are pipelined to allow system control functions to be implemented in standard low-power logic. These control signals facilitate the exploitation of the fast local access modes offered by industry standard dynamic RAMs.
The HFC-S actives ARM7 ${ }^{T M}$ CPU including its bus interface is fixed to little endian mode.
Misaligned memory access should always be avoided. The internal memory and external asynchronous memory round down to the next aligned address. The SDRAM controller replaces an unaligned access by several memory accesses, but at page boundaries there might be unexpected results.

The access to not used memory areas returns undefined values.
More about the ARM7 TDMI CPU can be looked up on the following WWW sites:
http://www.arm.com/Documentation/UserMans/PDF/ARM7TDMI.html

### 2.2 External bus interface

### 2.2.1 Overview

The HFC-S active contains a versatile interface for external memories. Up to four external memory components can be connected at the same time and one additional address region is reserved for external peripheral chips or I/O expansions. The external memory bus is 16 bit wide and allows to connect 8 bit and 16 bit memory components or external peripheral devices, except the SDRAM which has always 16 bit bus width. The software can set the number of waitstates and the bus width ( $8 / 16 \mathrm{bit}$ ) for each address area individually. Five chip select signals are generated for the following purposes:

- 1 SDRAM of up to 4 Mx 16 ( $8 \mathrm{Mbyte} / 64 \mathrm{Mbit}$ )
- 1 Flash of up to 4 Mx 8 or $2 \mathrm{M} \times 16$ ( $4 \mathrm{Mbyte} / 32 \mathrm{Mbit}$ )
- 1 Flash of up to 2 Mx 8 or 1 Mx 16 (2 Mbyte / 16 Mbit )

[^0]Table 3: Overview of the HFC-S active external bus interface pins (*: Primary function)

| Number | Name | Description | Number | Name | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 35 | A0 | external address bus | 57 | D0 | external data bus |
| 34 | A1 |  | 56 | D1 |  |
| 33 | A2 |  | 54 | D2 |  |
| 32 | A3 |  | 53 | D3 |  |
| 22 | A4 |  | 52 | D4 |  |
| 23 | A5 |  | 51 | D5 |  |
| 25 | A6 |  | 50 | D6 |  |
| 26 | A7 |  | 49 | D7 |  |
| 27 | A8 |  | 63 | D8 |  |
| 28 | A9 |  | 64 | D9 |  |
| 31 | A10 |  | 65 | D10 |  |
| 14 | A11 |  | 66 | D11 |  |
| 15 | A12 |  | 67 | D12 |  |
| 16 | A13 |  | 68 | D13 |  |
| 17 | A14 |  | 69 | D14 |  |
| 19 | A15 |  | 70 | D15 |  |
| 20 | A16 |  | 47 | /OE | output enable for external asynchronous memories (active low) |
| 11 | A17 |  |  |  |  |
| 12 | A18 |  |  |  |  |
| 13 | A19* |  | 43 | /WE | write strobe <br> asynchronous <br> (active low) memories |
| 9 | A20 |  |  |  |  |
| 10 | A21 * |  |  |  |  |
| 40 |  | chip select for external SRAM (active low) | 60 59 | CLK_SD CKE_SD | clock for SDRAM <br> clock enable for SDRAM |
| 39 | /CS2 | chip select for external Flash 1 (active low) | 46 | /WE_SD | write strobe for the SDRAM (active low) |
| 38 | /CS3 | chip select for external Flash 2 (active low) | 45 | /CAS | column address strobe for the external SDRAM (active low) |
| 37 | /CS4 | chip select for external peripherals (active low) | 44 | /RAS | row address strobe for the external SDRAM (active low) |
| 36 | /CS5 | chip select for external SDRAM (active low) | 62 | DQMU | high byte write mask for SDRAM |
|  |  |  | 48 | DQML | low byte write mask for SDRAM |

- 1 SRAM of up to 256 kx 8 or 128 kx 16 (256 kbyte / 2 Mbit)
- 1 area for external peripherals of up to 1 Mx 8 or 512 kx 16 (1 Mbyte / 8 Mbit )

Table 3 shows all pins of the HFC-S active which are in the context of chapter 2.2.
For applications requiring more external SRAM memory, the areas for SRAM and external peripherals can be swapped by swapping the chip select signals (allowing 1 Mbyte of SRAM).

Table 4: Overview of the HFC-S active external bus interface registers

| Address | Name | Page |
| ---: | :--- | ---: |
| $0 \times 00080018$ | R_WS1 | 37 |
| $0 \times 0008001 \mathrm{C}$ | R_WS2 | 38 |
| $0 \times 00080010$ | R_SDRAM_CTRL | 36 |



Figure 5: Connecting external memory components to the HFC-S active (example)

Flash memory, SRAM and external peripherals can be connected via the asynchronous memory interface which is described in section 2.2.2. The SDRAM needs additional control signals. A detailled description of the SDRAM controller can be found in section 2.2.3.

Figure 5 shows an example schematic with the connection of one SDRAM, one 16 bit Flash, one 8 bit Flash and one SRAM to the HFC-S active. Due to the used RAM sizes which are smaller than the maximum sizes, the shown address ranges are underutilized in this example. The SDRAM address is a 12 bit multiplexed signal for alternate row and column address.

### 2.2.2 Asynchronous memory interface (Flash, SRAM, external peripherals)

## 8/16 bit bus width options

The asynchronous memory interface generates /OE and /WE signals at the pins 47 and 43 that allow direct interfacing to external Flash, SRAM and peripheral devices.

For all external components except the SDRAM (which is always 16 bit wide), a bus width of 8 bit or 16 bit can be selected individually. 32 bit, 16 bit and 8 bit read and write access is fully supported on 16 bit memories as well as on 8 bit memories. If the access size is greater than the memory size, the internal logic of HFC-S active will perform 2 or 4 memory access cycles with automatic address incrementing and data lane selection.

External 16 bit memories should be connected to the external address bus bits $\mathrm{A}[\mathrm{n}: 0]$ as the internal ARM7 ${ }^{T M}$ address bits $\mathrm{A}[\mathrm{n}+1: 1]$ are shifted down by one bit by the internal logic for each access to an external 16 bit memory. This allows an optimum usage of the address signals.
When writing an 8 bit data byte to a 16 bit memory, data qualifier signals ${ }^{2}$ (DQMU, DQML at pins $62,48)$ are generated to mask the 8 data bits that should not be written.

## Waitstates programming

The number of waitstates can be selected individually for each external component, except the SDRAM (which always operates at the maximum frequency) in order to comply with the different timing of the memory components and peripherals. For a selected number of $n$ waitstates, the access time for one memory access cycle will be $(n+1)$ ARM7 ${ }^{T M}$ clock periods.

If the $\mathrm{ARM7}^{T M}$ access size is greater than the memory size, the total access time will be 2 or 4 times the access time for a single memory access cycle because 2 or 4 memory accesses are performed. The total number of clock cycles used for a memory access can be determined as follows (for $n$ waitstates selected):

- an 8 bit access on an 8 bit memory takes $n+1$ clock cycles,
- a 16 bit access on an 8 bit memory takes $2(n+1)$ clock cycles ( 2 memory accesses of 8 bit),
- a 32 bit access on an 8 bit memory takes $4(n+1)$ clock cycles ( 4 memory accesses of 8 bit),
- an 8 bit access on a 16 bit memory takes $n+1$ clock cycles,
- a 16 bit access on a 16 bit memory takes $n+1$ clock cycles,
- a 32 bit access on a 16 bit memory takes $2(n+1)$ clock cycles ( 2 memory accesses of 16 bit),
- a register access ( 32 bit) takes $n+1$ clock cycles,
- a 32 bit access on the internal SRAM and ROM is always performed without wait states.

Some internal modules of the HFC-S active have also a wait states programming register. The internal SRAM, the S/T interface, The CODECs and the USB interface have indepent waitstates bitmaps in the register R_WS2, while all other modules have the same waitstates value. Larger waitstates values might be useful to reduce the CPU load.

## External bus interface timing

The example in figure 6 shows a 16 bit read access on an external 8 bit Flash component with 2 waitstates, followed by a 16 bit write access to the same external 8 bit Flash component with 2 waitstates. Please note that the total access time is 6 clock cycles in this case (access 2 words of 8 bit; 2 waitstates $=3$ clock cycles for each access). For a high performance system, a Flash with 16 bit data bus and 0 waitstates could be used (if available), allowing a single cycle access.

[^1]

Figure 6: External bus interface timing diagram (example with 2 programmed waitstates cycles)

## Avoiding bus contention (Flash pause)

As some Flash devices have a very long data bus release time (/OE high to output HIGH-Z), a pause (delay) can be programmed in order to avoid bus contention on the bidirectional external data bus (bitmap V_WS_FLASH_DL in register R_WS1). In figure 6, this pause is 2 clock cycles. It can be programmed in the range of $0 \ldots 3$ cycles. The delay is only inserted between a read access cycle from the external Flash and a write access to any external memory and only when it is necessary to avoid bus contention. For example, if the two clock cycles following the Flash read are used for internal memory access, no delay is inserted. In the case of one internal cycle between a Flash read and a Flash write, only one wait cycle will be inserted in the case that a number of 2 cycles has been selected.

It is recommended to use the waitstates shown in table 5 .

### 2.2.3 SDRAM controller

The HFC-S active has an advanced SDRAM controller which supports all SDRAMs with

- max. 8 MByte capacity,
- 16 bit data bus,
- and CAS $^{3}$ latency $=2$.

The main feature of the SDRAM controller is the full column burst mode. The full column burst mode is controlled by the SEQ signal of the $\mathrm{ARM} 7^{T M} \mathrm{CPU}$ indicating sequential memory access

[^2] bus interface

Table 5: Recommended values for waitstates programming

| Register | Bitmap | Recommended Value |
| :---: | :---: | :---: |
| R_WS2 <br> R_WS2 <br> R_WS1 | V_WS_ST <br> V_WS_CODEC <br> V_WS_PCM | not less than $\frac{f_{s y s}}{12.288 \mathrm{MHz}}-1$ |
| R_WS2 | V_WS_USB | not less than $\frac{7 \cdot f_{s y s}}{12.000 \mathrm{MHz}}-1$ |
| R_WS2 | V_WS_SRAM <br> V_WS_GEN | should always be 0 |
| R_WS1 | V_WS_FLASH1 <br> V_WS_FLASH2 <br> V_WS_EXTIO <br> V_WS_SRAM | depends on the access time of the external memory/peripheral devices |

operations. This feature increases the software performance by $20 \%$ typically, if the program is running from the external SDRAM. The SDRAM controller is clock-controlled by the system clock (ARM7 ${ }^{T M}$ clock).

After a system reset the SDRAM controller initialization sequence starts automatically. At the end of the initialization process the V_SDRAM_RDY bit of the register R_SDRAM_CTRL is automatically set to 1 . The software has to take care that no access on the external bus is carried out during the SDRAM initialization.

The software can switch the SDRAM to a power down mode to reduce the power consumption of the ISDN application by setting V_SDRAM_EN in the R_SDRAM_CTRL register.

## SDRAM interface timing

The SDRAM interface timing is shown in figure 7.


Figure 7: SDRAM interface timing

### 2.3 Boot loader

The First Level Boot Loader is a small programm at ROM address $0 \times 20000$ which will always be started after a system reset. It decides about the boot program address.

1. If there is the magic number $0 \times 46352413$ found at address $0 \times 00040000$ (FLASH bank 1), the boot program is expected from address $0 \times 00040004$ and will be startet at once. The magic number is not a valid instruction code.
2. If the magic number is not found, the HFC-S active waits for seriell data at the RS 232 port with a fixed baud rate of

$$
f_{\text {baud }}=57.600 \mathrm{kbaud} \cdot \frac{f_{\text {sys }}}{12.288 \mathrm{MHz}} .
$$

Note, that the system clock $f_{\text {sys }}$ is always equal to the quartz frequency at this time. The received data is stored from address $0 \times 00000400$ (internal SRAM) and is started afterwards.
3. If there are no seriell data for one second, the boot loader terminates the wait loop and starts the program from address $0 \times 00040000$. Note, that in this case there is no magic number at the beginning of the FLASH bank 1. bus interface

### 2.4 Register description



Note: Word accesses have to be word aligned on the page boundary. bus interface

| R_WS |  | (read/write) |  |
| :---: | :---: | :---: | :---: |
| 1st waitstates register and bus width control for the external bus interface |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $3 . .0$ | 2 | V_WS_FLASH1 | Sets the waitstates for the external Flash bank 1 ( $0 \ldots 15$ clock cycles) |
| $7 . .4$ | 0xF | V_WS_FLASH2 | Sets the waitstates for the external Flash bank 2 ( $0 \ldots 15$ clock cycles) |
| $11 . .8$ | 0xF | V_WS_EXTIO | Sets the waitstates for the external peripherals ( $0 \ldots 15$ clock cycles) |
| 15..12 |  | (reserved) |  |
| $19 . .16$ | 0xF | V_WS_SRAM | Sets the waitstates for the external SRAM ( $0 \ldots 15$ clock cycles) |
| 24.20 | 0x0F | V_WS_PCM | Sets the waitstates for the PCM highway ( $3 \ldots 31$ clock cycles) |
| 25 | 0 | V_FLASH1_WORD | Sets the data bus width for the external Flash bank 1 $\begin{aligned} & \text { '0' }=8 \mathrm{bit} \\ & \prime 1 \text { ' }=16 \mathrm{bit} \end{aligned}$ |
| 26 | 0 | V_FLASH2_WORD | Sets the data bus width for the external Flash bank 2 $\text { '0' }=8 \text { bit }$ $\text { ' } 1 \text { ' }=16 \mathrm{bit}$ |
| 27 | 1 | V_EXTIO_WORD | Sets the data bus width for the external peripherals $\begin{aligned} & \text { '0' }=8 \mathrm{bit} \\ & \prime 1=16 \mathrm{bit} \end{aligned}$ |
| 28 | 0 | V_SRAM_WORD | Sets the data bus width for the external SRAM $\begin{aligned} & \mathbf{' 0}^{\prime}=8 \mathrm{bit} \\ & 1^{\prime}=16 \mathrm{bit} \end{aligned}$ |
| $30 . .29$ | 0 | V_WS_FLASH_DL | Sets the delay between Flash read access and write access ( $0 \ldots 3$ clock cycles) |
| 31 |  | (reserved) |  |


| R_WS |  | (read/ write) |  |
| :---: | :---: | :---: | :---: |
| 2nd waitstates register |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $4 . .0$ | $0 \times 02$ | V_WS_ST | Sets the waitstates for the S/T HDLC module ( $0 \ldots 31$ clock cycles) |
| $8 . .5$ | 0 | V_WS_SRAM | Sets the waitstates for the internal SRAM ( $0 \ldots 15$ clock cycles) |
| $11 . .9$ | 0 | V_WS_GEN | Sets the waitstates for all other interfaces ( $0 \ldots 7$ clock cycles) |
| $17 . .12$ | $0 \times 00$ | V_WS_USB | Sets the waitstates for the USB interface ( $0 \ldots 63$ clock cycles) |
| 21.. 18 | 0 | V_WS_CODEC | Sets the waitstates for the CODEC ( $0 \ldots 15$ clock cycles) |
| $31 . .22$ |  | (reserved) |  |

## 3 Clocks, timer and interrupt

### 3.1 Clocks of the HFC-S active

Table 6: Overview of the HFC-S active clock pins (all primary function)

| Number | Name | Description |
| ---: | :--- | :--- |
| 86 | CLK_OUT | system clock $f_{\text {sys }}$ |
| 115 | CLK_ST | S/T clock $f_{I S D N}$ |
| 116 | CLK_EXT | clock for external devices $\left(f_{\text {ext }}\right)$ |

Table 7: Overview of the HFC-S active clock registers

| Address | Name | Page | Address | Name | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0x00080020 | R_PLL1_CFG | 44 | $\begin{aligned} & 0 \times 00080038 \\ & 0 \times 00080040 \end{aligned}$ | R_OSC_CFG <br> R_CNT1B_CFG | $\begin{aligned} & 45 \\ & 46 \end{aligned}$ |
| 0x00080024 | R_PLL2_CFG | 44 |  |  |  |
| 0x00080028 | R_DIV1_CFG | 45 |  |  |  |

### 3.1.1 Clock distribution

The HFC-S active contains a versatile clock distribution circuit including two crystal oscillators, two PLLs, a clock divider and two modulo counters for the generation of several, individually programmable clock frequencies from one or two external crystals. Section 3.1.4 shows a circuitry example which needs only one external crystal to put all subsystems into operation.

Figure 8 illustrates, how the functional blocks of the HFC-S active clock distribution work together. As the crystal frequencies are not prescribed, frequency values are only pointed out where they are fixed by specification requirements.

Table 8: Suitable values for CNT 1A programming

| $\begin{array}{r} \text { System clock } \\ \text { frequency } f_{\text {sys }} \end{array}$ | CNT 1A |  |
| :---: | :---: | :---: |
|  | M | N |
| 12.288 MHz | 1 | 1 |
| 24.576 MHz | 1 | 2 |
| 36.864 MHz | 1 | 3 |
| 49.152 MHz | 1 | 4 |
| 61.440 MHz | 1 | 5 |

Table 9: Suitable values for PLL 2 programming

| Crystal <br> frequency | $\text { PLL } 2$ |  |  |
| :---: | :---: | :---: | :---: |
|  | P | M | S |
| 8.000 MHz | 4 | 64 | 1 |
| 12.000 MHz | 7 | 64 | 1 |
| 12.288 MHz | 14 | 117 | 1 |
| 16.000 MHz | 10 | 64 | 1 |
| 24.576 MHz | 30 | 117 | 1 |

Programmable system clock $f_{\text {sys }}$ : The crystal which is connected to the OSC 1 block is used as a reference for the programmable frequency of the $\mathrm{ARM} 7^{T M} \mathrm{CPU}$ and some other subsystems like shown in figure 8. By using the PLL 1 and the divider DIV 1, the input frequency can be


Figure 8: Clock distribution in the HFC-S active
Table 10: Suitable values for CNT $1 B$ programming

| System clock frequency $f_{\text {sys }}$ | frequency <br> $f_{\text {ext }}$ | CNT 1B |  |
| :---: | :---: | :---: | :---: |
|  |  | M | N |
| 12.288 MHz | 7.680 MHz | 5 | 8 |
|  | 12.288 MHz | 1 | 1 |
|  | 24.576 MHz | 2 | 1 |
| 24.576 MHz | 7.680 MHz | 5 | 16 |
|  | 12.288 MHz | 1 | 2 |
|  | 24.576 MHz | 1 | 1 |
| 36.864 MHz | 7.680 MHz | 5 | 24 |
|  | 12.288 MHz | 1 | 3 |
|  | 24.576 MHz | 2 | 3 |
| 49.152 MHz | 7.680 MHz | 5 | 32 |
|  | 12.288 MHz | 1 | 4 |
|  | 24.576 MHz | 2 | 1 |
| 61.440 MHz | 7.680 MHz | 1 | 8 |
|  | 12.288 MHz | 1 | 5 |
|  | 24.576 MHz | 2 | 5 |

scaled up or down flexibly over a very wide frequency range from some kHz to 49.152 MHz . A detailed describtion of the $f_{\text {sys }}$ generation is given in section 3.1.2.
12.288 MHz clock for ISDN related peripheral modules: Some peripheral modules of the HFC-S active like shown in figure 8 have to operate at a fixed frequency $f_{I S D N}=12.288 \mathrm{MHz}$ due to fixed data rate requirements. In order to allow interfacing to the $A R M 7^{T M} \mathrm{CPU}$, the clock skew between $f_{I S D N}$ and the $\mathrm{ARM} 7^{T M}$ clock $f_{\text {sys }}$ has to be nearly zero. As the clock phase of the PLL output relative to the PLL input is uncontrollable, the original crystal frequency cannot be used to derive a clock signal for these modules.

These hardware limitations have been solved by implementing the programmable modulo counter CNT 1A. Some examples and the matching counter parameters are listed in table $8{ }^{4}$.

The clock jitter of the modulo counter CNT 1A is max. $\pm 1 /\left(2 \cdot f_{\text {sys }}\right)$ in clock period. For an input frequency $f_{\text {sys }}=n \cdot 12.288 \mathrm{MHz}$ with an integer $n$, the clock jitter is zero as the modulo counter behaves like a divider.
7.68 MHz / 12.288 MHz / 24.576 MHz clock for external $\mathrm{S} / \mathrm{T}$ transceivers ICs: Besides the usage of additional, external Cologne Chip ISDN S/T controllers (such like HFC-S mini), the HFC-S active also supports the use of simple ISDN transceiver ICs with lower functional integration.

For the connection of such external S/T transceiver ICs to the HFC-S active, a synchronization frequency of $f_{\text {ext }}=7.68 \mathrm{MHz}, 12.288 \mathrm{MHz}$ or 24.576 MHz is required. The modulo counter CNT 1B has been implemented to generate this frequency. Tabel 10 shows some suitable programming parameters for several system frequencies. Due to the sophisticated dual slope design of this counter, the clock jitter of the output frequency is only max. $\pm 1 /\left(4 \cdot f_{s y s}\right)$ in clock period. For an input frequency $f_{s y s}=\frac{n}{2} \cdot f_{\text {ext }}$ with an integer $n$, the clock jitter is zero.
48.000 MHz clock for USB controller: The crystal which is connected to the OSC 2 block is only used to generate a frequency of $f_{U S B}=48.000 \mathrm{MHz}$ needed for the USB controller. Crystals of different frequencies can be used to generate $f_{U S B}$ as the PLL is programmable. A detailed describtion of the $f_{\text {sys }}$ generation is given in section 3.1.3.

### 3.1.2 Clock frequency selection and clock switching (system clock $f_{\text {sys }}$ )

The PLL block includes a crystal oscillator, the programmable PLL 1 and the programmable divider DIV 1. The PLL requieres an external capacitor of 820 pF . The frequency scaling ratio of the PLL and the divider can be selected by parameters as shown in figure9. In addition, the PLL can be turned off (V_PLL1_PWRDN=1) to save energy.

The PLL and the divider can be selected or bridged by multiplexers individually. One multiplexer can select the PLL output (V_PLL1_SEL = 1) or the original oscillator frequency (V_PLL1_SEL = 0). As the clock phase of the PLL output relative to the PLL input is uncontrollable, the multiplexer is synchronized to the clock signals to avoid short clock pulses (spikes). For detailed timing information see appendix C.

For bridging the programmable divider after the PLL, a second multiplexer can select the divider output (V_DIV1_SEL = 1) or the PLL multiplexer output (V_DIV1_SEL = 0).

Suitable parameters for the PLL 1 block and DIV 1 block are given in table 11. Most PLL output frequencies can be achieved with various PLL parameter sets. It is recommended to select the shown PLL parameters to ensure a stable operation.

[^3]

Figure 9: Programmable PLL 1 block
Table 11: Suitable values for PLL 1 programming (DIV 1 disabled)

| Crystal frequency | desired system clock | PLL 1 |  |  | Crystal frequency | desired system clock | PLL 1 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | P | M | S |  |  | P | M | S |
| 8.000 MHz | 12.288 MHz | 5 | 78 | 3 |  | 12.288 MHz | 19 | 121 | 3 |
|  | 24.576 MHz | 5 | 78 | 2 |  | 24.576 MHz | 19 | 121 | 2 |
|  | 36.864 MHz | 7 | 75 | 1 | 16.000 MHz | 36.864 MHz | 21 | 98 | 1 |
|  | 49.152 MHz | 5 | 78 | 1 |  | 49.152 MHz | 19 | 121 | 1 |
|  | 61.440 MHz | 9 | 161 | 1 |  | 61.440 MHz | 23 | 184 | 1 |
| 12.000 MHz | 12.288 MHz | 14 | 123 | 3 |  | 12.288 MHz | 16 | 64 | 3 |
|  | 24.576 MHz | 14 | 123 | 2 |  | 24.576 MHz | 16 | 64 | 2 |
|  | 36.864 MHz | 12 | 78 | 1 | 24.576 MHz | 36.864 MHz | 16 | 46 | 1 |
|  | 49.152 MHz | 14 | 123 | 1 |  | 49.152 MHz | 16 | 64 | 1 |
|  | 61.440 MHz | 15 | 166 | 1 |  | 61.440 MHz | 16 | 82 | 1 |
| 12.288 MHz | 12.288 MHz | 7 | 64 | 3 |  |  |  |  |  |
|  | 24.576 MHz | 7 | 64 | 2 |  |  |  |  |  |
|  | 36.864 MHz | 7 | 46 | 1 |  |  |  |  |  |
|  | 49.152 MHz | 7 | 64 | 1 |  |  |  |  |  |
|  | 61.440 MHz | 7 | 82 | 1 |  |  |  |  |  |

As the system clock $f_{\text {sys }}$ is also the input signal for the modulo counters CNT 1A and CNT 1B, possible system clock frequencies are restricted by the requiered counter output frequencies.

### 3.1.3 Clock frequency selection and clock switching (USB clock)

The PLL 2 block includes a crystal oscillator and the programmable PLL 2 (see fig. 10). The PLL requieres an external capacitor of 820 pF . For details of the PLL and PLL multiplexer please refer to
the previous section. Some practicable crystal frequencies and the matching PLL2 parameters are shown in table 9.


Figure 10: Programmable PLL 2 block

In addition to the PLL 2 block, the crystal oscillator OSC 2 can be turned off $\left(\mathrm{V} \_\mathrm{OSC} 2 \mathrm{EN}=0\right)$ to save energy. A multiplexer allows to switch the OSC 2 signal directly to the $f_{U S B}$ output with the setting V_PLL2_SEL $=0$.

### 3.1.4 USB clock generation from OSC 1

The USB clock can be derived from the OSC 1 crystal, if the second crystal connected to OSC 2 shall be saved. As there is no internal signal path between OSC 1 and OSC 2 resp. $f_{s y s}$ and $f_{U S B}$, the OSC 1 output (pin XTALOUT1) must be connected to OSC 2 input (pin XTALIN2). Some exmaples of practicable PLL2 parameters are given in Table9.

Cologne and interrupt

Chip

### 3.1.5 Register description

| R_PL | CFG | (read/write) |  |
| :---: | :---: | :---: | :---: |
| Configuration register for the PLL 1 (system clock) |  |  |  |
| Bits | Reset Value | Name | Description |
| $7 . .0$ | 0x00 | V_PLL1_M | multiplier M for PLL 1 (range 0... 255) |
| 13.8 | 0x00 | V_PLL1_P | divider P for PLL 1 (range 0 $\ldots 63$ ) |
| 15.14 | 0 | V_PLL1_S | divider S for PLL 1 (range 0...3) |
| 25..16 | 0x000 | V_DIV1_N | divider N for DIV 1 (range $0 \ldots$ 1023) |
| 26 | 1 | V_PLL1_PWRDN | set the PLL 1 in power down mode <br> ' 0 ' = power on <br> ' 1 ' = power down |
| 31.27 |  | (reserved) |  |


| R_PLL2_CFG |  |  | (read/write) |
| :---: | :---: | :---: | :---: |
| Configuration register for the PLL 2 (USB clock) |  |  |  |
| Bits | Reset Value | Name | Description |
| $7 . .0$ | 0x00 | V_PLL2_M | multiplier M for PLL 2 (range 0... 255) |
| 13.8 | 0x00 | V_PLL2_P | divider P for PLL 2 (range 0 ... 63) |
| 15..14 | 0 | V_PLL2_S | divider S for PLL 2 (range 0 ... 3) |
| $25 . .16$ |  | (reserved) |  |
| 26 | 1 | V_PLL2_PWRDN | sets the PLL 2 in power down mode <br> ' 0 ' = power on <br> '1' = power down |
| 27 |  | (reserved) |  |
| 28 | 0 | V_PLL2_SEL | selects the PLL 2 <br> ' 0 ' = inactive <br> '1' = active |
| $31 . .29$ |  | (reserved) |  |


| R_DIV1_CFG |  | (read/write) |  | 0x00080028 |
| :---: | :---: | :---: | :---: | :---: |
| Configuration register for the predivider of the system clock generation |  |  |  |  |
| Bits | Reset <br> Value | Name | Description |  |
| $7 . .0$ | 1 | V_CNT1A_M | multiplier for the modulo- $0 \ldots 255)$ | NT 1A (range |
| $15 . .8$ | 1 | V_CNT1A_N | divider for the modulo-co 1... 255) | 「 1A (range |
| 16 | 0 | V_PLL1_SEL | selects the PLL 1 <br> ' 0 ' = inactive <br> ' 1 ' = active |  |
| 17 | 0 | V_DIV1_SEL | selects the divider DIV 1 <br> ' 0 ' = inactive '1' = active |  |
| $31 . .18$ |  | (reserved) |  |  |

R_OSC_CFG (read/write) 0x00080038

Configuration register for the USB clock and the USB signal receiver

| Bits | Reset <br> Value | Name | Description |
| :---: | :---: | :---: | :---: |
| 0 | 0 | V_OSC2_EN | $\begin{aligned} & \text { enables the oscillator OSC } 2 \\ & ' 0 '=\text { off } \\ & \prime 1 '=\text { on } \end{aligned}$ |
| 1 |  | (reserved) |  |
| 2 | 1 | V_USB_SREC_OFF | enables the USB pad single-ended receiver $\begin{aligned} & { }^{\prime 0}=\text { = enabled } \\ & \prime 1 '=\text { disabled } \\ & \hline \end{aligned}$ |
| 3 | 1 | V_USB_OFF | enables the USB pad differential receiver $\begin{aligned} & \prime 0 '=\text { enabled } \\ & \prime 1 '=\text { disabled } \end{aligned}$ |
| $7 . .4$ |  | (reserved) |  |


| R_CNT1B_CFG |  |  | (read/write) |
| :--- | :--- | :--- | :--- |
| Configuration register for the $f_{\text {ext }}$ clock generation with the modulo counter CNT 1B |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $7 . .0$ | $0 \times 01$ | V_CNT1B_M | multiplying value of the counter CNT 1B (range <br> $1 \ldots 255)$ |
| $15 . .8$ | $0 \times 01$ | V_CNT1B_N | divider of the counter CNT 1B (range 1 $\ldots .255$ ) <br> Note: N must be greater or equal than M. |

### 3.2 Timer modules

Table 12: Overview of the HFC-S active timer pins (all primary function)

| Number | Name | Description |
| ---: | :--- | :--- |
| 1 | CARRY1 | timer 1 carry signal |
| 119 | WDT | carry signal of the watchdog timer |
| 159 | PWM_OUT | PWM output |
| 160 | CARRY2 | Timer 2 carry signal |

Table 13: Overview of the HFC-S active timer registers

| Address | Name | Page | Address | Name | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0x00090000 | R_TIMER | 50 | 0x00090024 | R_GPIO_CTRL1 | 131 |
| 0x0009002C | R_TIMER_PRELD | 50 | 0x00080000 | R_FIQ_CTRL | 57 |
| 0x00090004 | R_TIMER_CFG1 | 51 | 0x00080004 | R_IRQ_CTRL | 58 |
| 0x00090008 | R_WD | 51 | 0x00080008 | R_FIQ_STATUS | 59 |
| 0x0009000C | R_PWM_CFG | 52 | 0x0008000C | R_IRQ_STATUS | 60 |
| 0x00090010 | R_TIMER_CFG2 | 53 |  |  |  |

The HFC-S active has 4 independent programable timers with interrupt capability:

- Timer 1 and Timer 2 for general usage,
- a PWM counter for a simple digital to analog conversion,
- and a watchdog timer.

The PWM counter can also be used as a timer for other purposes. A detailed description of the timers is given in the following sections.

### 3.2.1 Timer 1 and Timer 2

The HFC-S active has two independent programmable 16 bit timers with interrupt capabilities and 8 bit prescaler. The counters accumulate on the $A R M 7^{T M}$ system clock. The carry signals of the 16 bit timers can be mapped on the pins 1 and 160 (see tab. 12). Figure 11 illustrates the internal structure of the 16 bit Timer 1. Timer 1 and Timer 2 are constructed identically.

Each timer can be set to a 16 bit value by writing the value to the register R TIMER. This value is decremented with the clock signal


Figure 11: Internal structure of the 16 bit Timer 1

An Timer 1 interrupt occurs when $\mathrm{V}_{-}$TI1 (resp. $\mathrm{V}_{-}$TI2 for Timer 2) of the register R_TIMER reaches the value 0. Additionally, the Timer 1 zero-signal can be mapped to the pin 1 (resp. pin 160 for Timer 2) if V_GPIO0_TI1 (resp. V_GPIO1_TI2) of the register R_GPIO_CTRL1 is set to 1 .

Reaching the value 0 , the timer automatically reloads the predefined value of the register $R$ TIMER PRELD. The periodically interrupt signal has the frequency

The Timer 1 stops with V_TI1_OFF (resp. V_TI2_OFF for Timer 2) of the register R_TIMER_CFG1 is set to 1 .

### 3.2.2 Watchdog timer

The 16 bit watchdog counter generates a global reset when elapsing. To prevent an HFC-S active reset the watchdog counter has to be reset by the software periodically. This can be carried out in two different ways. By setting the V_WD_RES bit in the R_TIMER_CFG1 register or by programming the watchdog counter value R_WD directly. For critical system operation the watchdog counter can generate a pre-reset interrupt signal to warn the software of the coming global reset. The threshold value of the pre-reset interrupt signal can be set by the $\mathrm{V}_{\mathrm{L}} \mathrm{WD}$ LEV bits in the register R_TIMER_CFG2.

### 3.2.3 PWM counter

The PWM counter can be used to produce a pulse width modulated signal for a simple digital to analog conversion. Therefore, the counter is periodically incremented. Reaching the value $0 x 0000$ generates an interrupt, if enabled in the register R TIMER_CFG2.

The pulse width can be set with a resolution of 10 bit (bitmap __PWM.PWIDTH of the register R_PWM_CFG). The PWM signal is 0 for V_PWM < V_PWM_PWIDTH and 1 otherwise. The generated PWM signal can be mapped on the GPIO[2] pin (see GPIO register R GPIO_CTRL1).


Figure 12: Internal structure of the watchdog timer

The PWM counter is clocked by the system clock $f_{\text {sys }}$ and has a 12 bit prescaler (bitmap V_PWM_PREDIV of the register R_PWM_CFG) to control the counter frequency.

If the PWM counter isn't used for pulse width modulation, it can be used as a 10 bit counter with interrupt functionality. Therefore, the software has to write the initial value to the PWM counter register R_PWM_CFG in the interrupt service routine.


Figure 13: Internal structure of the PWM counter

### 3.2.4 Register description

| R_TIMER |  |  | (read/write) |
| :--- | :--- | :--- | :--- |
| Counter register for timer 1 and timer 2 |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $15 . .0$ | 0xFFFF | V_TI1 | counter value of timer 1 (count down counter) |
| $31 . .16$ | 0xFFFF | V_TI2 | counter value of timer 2 (count down counter) |

R_TIMER_PRELD (read/write) 0x0009002C

Preload value register for timer 1 and timer 2

| Bits | Reset <br> Value | Name | Description |
| :---: | :---: | :--- | :--- |
| $15 . .0$ | $0 \times 0000$ | V_TI1_PRELD | Preload value for timer 1. The timer is loaded with <br> this preload value if it has counted to zero. |
| $31 . .16$ | $0 \times 0000$ | V_TI2_PRELD | Preload value for timer 2. The timer is loaded with <br> this preload value if it has counted to zero. |


| R_TIMER_CFG1 |  |  | (read/write) |
| :---: | :---: | :---: | :---: |
| Timer control register: predivider for timer 1 and timer 2 and watchdog timer |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $7 . .0$ | 0xBB | V_TI1_PREDIV | predivider value for timer 1 |
| 15.8 | 0x00 | V_TI2_PREDIV | predivider value for timer 2 |
| 27..16 | Ox0BB | V_WD_PREDIV | predivider value for the watchdog timer |
| 28 | 0 | V_TI1_OFF | $\begin{aligned} & \text { stop timer } 1 \\ & \text { '0' = run } \\ & \prime 11^{\prime}=\text { stop } \end{aligned}$ |
| 29 | 0 | V_TI2_OFF | $\begin{aligned} & \text { stop timer } 2 \\ & \text { '0' = run } \\ & \text { '1' = stop } \end{aligned}$ |
| 30 | 0 | V_WD_OFF | stop the watchdog timer $\begin{aligned} & \prime 0^{\prime}=\text { run } \\ & \prime 1 '=\text { stop } \\ & \hline \end{aligned}$ |
| 31 | 0 | V_WD_RES | resets the watchdog timer to zero, this bit is set back automatically $\begin{aligned} & \prime 0 '=\text { no reset } \\ & \prime 1 \text { ' }=\text { reset } \end{aligned}$ |


| R_WD | (read/write) |  |  |
| :---: | :---: | :--- | :--- |
| Counter register for the watchdog timer |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $15 . .0$ | $0 \times 0000$ | V_WD_VALUE | Counter value of the watchdog timer (count-up <br> counter) The carry signal of the watchdog counter <br> generates the watchdog reset signal |
| $31 . .16$ |  | (reserved) |  |

R_PWM_CFG (read/write) 0x0009000C

PWM counter control register for PWM pulse generation.
The output signal can be mapped on the pins GPIO[0] and GPIO[1] (see primary GPIO description).

| Bits | Reset <br> Value | Name | Description |
| :--- | :---: | :--- | :--- |
| $9 . .0$ | $0 \times 000$ | V_PWM | PWM counter value (count-up counter) |
| $19 . .10$ | $0 \times 001$ | V_PWM_PWIDTH | sets the pulse width of the PWM counter |
| $31 . .20$ | $0 \times 000$ | V_PWM_PREDIV | prescaler for the PWM counter |


| R_TIM | R_CFG2 |  | (read/write) |
| :---: | :---: | :---: | :---: |
| Timer interrupt status and control register |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| 0 | 0 | V_TI1_IRQ | shows the status for timer 1 interrupt (An interrupt is generated if the timer has counted to zero. Writing a zero to this bit resets the interrupt request.) <br> ' 0 ' = no interrupt request <br> '1' = interrupt request |
| 1 | 0 | V_TI2_IRQ | shows the status for timer 2 interrupt (An interrupt is generated if the timer has counted to zero. Writing a zero to this bit resets the interrupt request.) <br> ' 0 ' = no interrupt request <br> '1' = interrupt request |
| 2 | 0 | V_WD_IRQ | shows the status for the watchdog interrupt (Writing a zero to this bit resets the interrupt request.) <br> ' 0 ' = no interrupt request <br> '1' = interrupt request |
| 3 | 0 | V_PWM_IRQ | shows the status for PWM interrupt (Writing a zero to this bit resets the interrupt request.) <br> ' 0 ' = no interrupt request <br> '1' = interrupt request |
| 4 | 0 | V_TIT_EN | $\begin{aligned} & \text { enables the timer } 1 \text { interrupt } \\ & \text { '1' = interrupt enable } \\ & \prime 0^{\prime}=\text { interrupt disable } \end{aligned}$ |
| 5 | 0 | V_TI2_EN | enables the timer 2 interrupt <br> ' 1 ' = interrupt enable <br> '0' = interrupt disable |
| 6 | 0 | V_WD_EN | enables the watchdog interrupt <br> '1' = interrupt enable <br> ' 0 ' = interrupt disable |
| 7 | 0 | V_PWM_EN | $\begin{aligned} & \text { enables the PWM interrupt } \\ & \text { '1' = interrupt enable } \\ & \text { '0' = interrupt disable } \end{aligned}$ |
| $23 . .8$ | 0x8000 | V_WD_LEV | Sets the threshold value for the generation of the interrupt signal. When the watchdog counter reaches the threshold value, a watchdog interrupt signal is generated to give the CPU the possibility to reset the watchdog counter in an interrupt service routine. |
| 31..24 |  | (reserved) |  |

### 3.3 Interrupt processing of the HFC-S active

Table 14: Overview of the HFC-S active interrupt pins (all primary function)

| Number | Name | Description | Number | Name | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{r} 1 \\ 88 \end{array}$ | CARRY1 EOFT | timer 1 carry signal <br> EOFT signal of the $\mathrm{S} / \mathrm{T}$ in- | 119 | WDT | carry signal of the watchdog timer |
|  | EOFT | terface | 120 | PFS3 | peripheral frame sync 3 signal with interrupt capability |
| 89 | DK_REP | DK_REP signal of the S/T interface |  |  |  |
| 90 | DK_EN | DK_EN signal of the S/T interface | 121 | PFS2 | peripheral frame sync 2 signal with interrupt capability |
| 115 | CLK_ST | S/T clock $f_{\text {ISDN }}$ | 122 | PSF1 | peripheral frame sync 1 signal with interrupt capability |
| 116 | CLK_EXT | clock for external devices ( $f_{e x t}$ ) |  |  |  |
| 117 | FSC_TE | FSC_TE signal of the S/T interface | 157 | PFS0 | peripheral frame sync 0 |
| 118 |  |  |  |  | signal with interrupt capability |
|  |  |  | 158 |  |  |
|  |  |  | 159 | PWM_OUT | PWM output |
|  |  |  | 160 | CARRY2 | Timer 2 carry signal |

Table 15: Overview of the HFC-S active interrupt registers

| Address | Name | Page | Address | Name | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0x00080000 | R_FIQ_CTRL | 57 | 0x00090028 | R_FSC_IRQ | 66 |
| 0x00080004 | R_IRQ_CTRL | 58 | 0x00090014 | R_GPIO_CFG | 129 |
| 0x00080008 | R_FIQ_STATUS | 59 | 0x00090018 | R_GPIO_IRQ_CTRL | 129 |
| 0x0008000C | R_IRQ_STATUS | 60 | 0x000C000C | R_ST_B12_IRQ_STATUS | 77 |
| 0x000E0004 | R_USB_CFG | 148 | 0x000C0014 | R_ST_B12_IRQ_EN | 78 |
| 0x000A002C | R_UART_IRQ_CFG | 144 | 0x000C0018 | R_ST_D_IRQ_EN | 78 |
| 0x00090010 | R_TIMER_CFG2 | 53 |  |  |  |

### 3.3.1 Functional description

The ARM7 ${ }^{T M}$ CPU has two levels of interrupt processing. One interrupt level is the fast interrupt (FIQ) and the other interrupt level is the normal interrupt (IRQ).

The HFC-S active has a hierarchically organized interrupt controlling system. Every module listed in 16 has an own interrupt controller (called sub-controller). Every module interrupt can be programmed as a FIQ (fast interrupt) or as an IRQ (normal interrupt). Figure 14 illustrates the interrupt architecture of the HFC-S active.


Figure 14: Interrupt control structure of HFC-S active
Table 16: Bit numbering of the interrupt sub-controller

| IRQ/FIQ <br> bit number | Sub-controller |
| :---: | :--- |
| 0 | USB module |
| 1 | UART module |
| 2 | Timer module |
| 3 | FSC PLL module |
| 4 | GPIO module |
| 5 | PFS 0 of FSC-PLL module, |
| 6 | PFS 1 of FSC-PLL module, |
| 7 | PFS 2 of FSC-PLL module, |
| 8 | PFS 3 of FSC-PLL module, |
| 9 | S/T-HDLC module |

The main interrupt controller has 10 interrupt sources coming from the 10 sub-controllers. All interrupts are maskable in the main controller and in the sub-controllers. When an interrupt has occurred, the software must read the corresponding interrupt status register (fast interrupt or normal interrupt) of the main controller to detect the module which generated the interrupt request. After this the software has to read the interrupt status register of the corresponding module. The interrupt request must be set back by writing a zero value to the interrupt status register of the module.

Table 17: Bit names of the interrupt registers

| IRQ/FIQ <br> bit number | R_FIQ_CTRL | R_IRQ_CTRL | R_FIQ_STATUS | R_IRQ_STATUS |
| :---: | :--- | :--- | :--- | :--- |
| 0 | V_FIQ_USB_EN | V_IRQ_USB_EN | V_FIQ_USB | V_IRQ_USB |
| 1 | V_FIQ_UART_EN | V_IRQ_UART_EN | V_FIQ_UART | V_IRQ_UART |
| 2 | V_FIQ_TI_EN | V_IRQ_TI_EN | V_FIQ_TI | V_IRQ_TI |
| 3 | V_FIQ_PLL_EN | V_IRQ_PLL_EN | V_FIQ_PLL | V_IRQ_PLL |
| 4 | V_FIQ_GPIO_EN | V_IRQ_GPIO_EN | V_FIQ_GPIO | V_IRQ_GPIO |
| 5 | V_FIQ_PFSO_EN | V_IRQ_PFSO_EN | V_FIQ_PFSO | V_IRQ_PFSO |
| 6 | V_FIQ_PFS1_EN | V_IRQ_PFS1_EN | V_FIQ_PFS1 | V_IRQ_PFS1 |
| 7 | V_FIQ_PFS2_EN | V_IRQ_PFS2_EN | V_FIQ_PFS2 | V_IRQ_PFS2 |
| 8 | V_FIQ_PFS3_EN | V_IRQ_PFS3_EN | V_FIQ_PFS3 | V_IRQ_PFS3 |
| 9 | V_FIQ_ST_EN | V_IRQ_ST_EN | V_FIQ_ST | V_IRQ_ST |

### 3.3.2 Register description of the main interrupt controller

| R_FIQ | TRL | (read/write) |  |
| :---: | :---: | :---: | :---: |
| Interrupt control register to control the FIQ sources$\begin{aligned} & ' 1 '=\text { enable } \\ & \prime 0 \text { ' = disable } \end{aligned}$ |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| 0 | 0 | V_FIQ_USB_EN | Enables the FIQ for the USB module |
| 1 | 0 | V_FIQ_UART_EN | Enables the FIQ for the UART module |
| 2 | 0 | V_FIQ_TI_EN | Enables the FIQ for the Timer module |
| 3 | 0 | V_FIQ_PLL_EN | Enables the FIQ for the FSC PLL module |
| 4 | 0 | V_FIQ_GPIO_EN | Enables the FIQ for the GPIO module |
| 5 | 0 | V_FIQ_PFSO_EN | Enables the FIQ for the peripheral frame sync signal (PCM highway-Interface) module |
| 6 | 0 | V_FIQ_PFS1_EN | Enables the FIQ for the peripheral frame sync signal (PCM highway-Interface) module |
| 7 | 0 | V_FIQ_PFS2_EN | Enables the FIQ for the peripheral frame sync signal (PCM highway-Interface) module |
| 8 | 0 | V_FIQ_PFS3_EN | Enables the FIQ for the peripheral frame sync signal (PCM highway-Interface) module |
| 9 | 0 | V_FIQ_ST_EN | Enables the FIQ for the S/T module |
| 15..10 |  | (reserved) |  |

(See table 17 on page 56 to identify the modules and bit names.) and interrupt

| R_IRQ_CTRL |  |  | (read / write) |
| :---: | :---: | :---: | :---: |
| Interrupt control register to control the IRQ sources$\begin{aligned} & \prime 1 \text { ' }=\text { enable } \\ & \text { '0' }=\text { disable } \end{aligned}$ |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| 0 | 0 | V_IRQ_USB_EN | Enables the IRQ for the USB module |
| 1 | 0 | V_IRQ_UART_EN | Enables the IRQ for the UART module |
| 2 | 0 | V_IRQ_TI_EN | Enables the IRQ for the Timer module |
| 3 | 0 | V_IRQ_PLL_EN | Enables the IRQ for the FSC PLL module |
| 4 | 0 | V_IRQ_GPIO_EN | Enables the IRQ for the GPIO module |
| 5 | 0 | V_IRQ_PFS0_EN | Enables the IRQ for the peripheral frame sync signal (PCM highway-Interface) module |
| 6 | 0 | V_IRQ_PFS1_EN | Enables the IRQ for the peripheral frame sync signal (PCM highway-Interface) module |
| 7 | 0 | V_IRQ_PFS2_EN | Enables the IRQ for the peripheral frame sync signal (PCM highway-Interface) module |
| 8 | 0 | V_IRQ_PFS3_EN | Enables the IRQ for the peripheral frame sync signal (PCM highway-Interface) module |
| 9 | 0 | V_IRQ_ST_EN | Enables the IRQ for the S/T module |
| 15..10 |  | (reserved) |  |

(See table 17 on page 56 to identify the modules and bit names.)

## R_FIQ_STATUS (read/write) 0x00080008

Interrupt status register for the FIQ sources
'1' = interrupt request
' 0 ' = no interrupt request
The interrupt status register represents the status of each module. When the request of the corresponding module is set back by the software (in the module interrupt status register) the status entry is set back automatically.

The FIQ status is only shown if the corresponding module interrupt is enabled in the register R_FIQ_CTRL.

| Bits | Reset <br> Value | Name | Description |
| :--- | :--- | :--- | :--- |
| 0 | 0 | V_FIQ_USB | Status of the FIQ for the USB module |
| 1 | 0 | V_FIQ_UART | Status of the FIQ for the UART module |
| 2 | 0 | V_FIQ_TI | Status of the FIQ for the Timer module |
| 3 | 0 | V_FIQ_PLL | Status of the FIQ for the FSC PLL module |
| 4 | 0 | V_FIQ_GPIO | Status of the FIQ for the GPIO module |
| 5 | 0 | V_FIQ_PFS0 | Status of the FIQ for the peripheral frame sync <br> signal (PCM highway-Interface) module |
| 6 | 0 | V_FIQ_PFS1 | Status of the FIQ for the peripheral frame sync <br> signal (PCM highway-Interface) module |
| 7 | 0 | V_FIQ_PFS2 | Status of the FIQ for the peripheral frame sync <br> signal (PCM highway-Interface) module |
| 8 | 0 | V_FIQ_PFS3 | Status of the FIQ for the peripheral frame sync <br> signal (PCM highway-Interface) module |
| 9 | 0 | V_FIQ_ST | Status of the FIQ for the S/T module |
| $15 . .10$ |  | (reserved) |  |

(See table 17 on page 56 to identify the modules and bit names.)

Cologne Chip

| R_IRQ | STATU | (read / write) |  | 0x00080 |
| :---: | :---: | :---: | :---: | :---: |
| Interrupt status register for the IRQ sources <br> ' 1 ' = interrupt request <br> ' 0 ' = no interrupt request <br> The interrupt status register represents the status of each module. If the request of the corresponding module is set back by the software (in the module interrupt status register) the status entry is set back automatically. <br> The IRQ status is only shown if the corresponding module interrupt is enabled in the register R_IRQ_CTRL. |  |  |  |  |
| Bits | Reset <br> Value | Name | Descr |  |
| 0 | 0 | V_IRQ_USB | Status |  |
| 1 | 0 | V_IRQ_UART | Status | dule |
| 2 | 0 | V_IRQ_TI | Status | dule |
| 3 | 0 | V_IRQ_PLL | Status | module |
| 4 | 0 | V_IRQ_GPIO | Status | dule |
| 5 | 0 | V_IRQ_PFS0 | Statu signa | frame sync odule |
| 6 | 0 | V_IRQ_PFS1 | Statu <br> signal | frame sync odule |
| 7 | 0 | V_IRQ_PFS2 | Statu signal | frame sync odule |
| 8 | 0 | V_IRQ_PFS3 | Statu signal | frame sync odule |
| 9 | 0 | V_IRQ_ST | Status |  |
| $15 . .10$ |  | (reserved) |  |  |

(See table 17 on page 56 to identify the modules and bit names.)

## 4 ISDN related modules

### 4.1 FSC-PLL module

Table 18: Overview of the HFC-S active FSC-PLL pins (primary function pins marked with *)

| Number | Name | Description |
| ---: | :--- | :--- |
| 96 | FSC0 | frame sync signal for PCM highway 1 |
| 97 | PFS3 | peripheral frame sync signal |
| 98 | PFS2 | peripheral frame sync signal |
| 99 | PFS1 | peripheral frame sync signal |
| 100 | PFS0 | peripheral frame sync signal |
| 104 | FSC1 | frame sync signal for PCM highway 2 |
| 110 | FSC2 | frame sync signal for PCM highway 3 |
| $117^{*}$ |  |  |
| $118^{*}$ | FSC_TE | FSC_TE signal of the S/T interface |
| $120^{*}$ | PFS3 | peripheral frame sync 3 signal with interrupt capability |
| $121^{*}$ | PFS2 | peripheral frame sync 2 signal with interrupt capability |
| $122^{*}$ | PSF1 | peripheral frame sync 1 signal with interrupt capability |
| $157^{*}$ | PFS0 | peripheral frame sync 0 signal with interrupt capability |
| $158^{*}$ |  |  |
|  |  |  |

Table 19: Overview of the HFC-S active FSC-PLL registers

| Address | Name | Page | Address | Name | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0x00080000 | R_FIQ_CTRL | 57 | $0 \times 00090034$ | R_FSC_CONST | 68 |
| 0x00080004 | R_IRQ_CTRL | 58 | 0x000B0204 | R_HW1_CTRL | 111 |
| 0x00080008 | R_FIQ_STATUS | 59 | 0x000B0208 | R_HW2_CTRL | 113 |
| 0x0008000C | R_IRQ_STATUS | 60 | 0x000B020C | R_HW3_CTRL | 115 |
| 0x00080030 | R_GPIO_CTRL2 | 133 | 0x000B01F4 | R_PFS0_CFG | 108 |
| 0x00090014 | R_GPIO_CFG | 129 | 0x000B01F6 | R_PFS1_CFG | 108 |
| 0x00090024 | R_GPIO_CTRL1 | 131 | 0x000B01F8 | R_PFS2_CFG | 109 |
| 0x00090028 | R_FSC_IRQ | 66 | 0x000B01FA | R_PFS3_CFG | 109 |
| 0x00090030 | R_FSC_CFG | 67 |  |  |  |

The FSC-PLL ${ }^{5}$ is one of the central modules of the HFC-S active. It is responsible for the generation of the ISDN frame synchronization pulse. The FSC signal is the central clock of 8 kHz for ISDN telephone network, generated by the central office. The ISDN controller, the PCM highways and the CODEC interface work on this synchronization signal.

The main task of the FSC-PLL is to eliminate jitter of the external frame synchronization clock by

[^4]means of the higher resolution of the system clock.

### 4.1.1 FSC source selection

The source signal for the synchronization clock is selectable by the software. If no FSC clock is generated from a source module (PCM highway, S/T-HDLC or a peripheral device connected to GPIO0 ... GPIO15), the FSC-PLL is free-running.


Figure 15: Overview of the FSC signal source selection of the FSC-PLL

Figure 15 illustrates the FSC source selection. The bitmap V_FSC_SRC of the register R_FSC_CFG offers three possibilities for the FSC source:

1. FSC0, FSC1 or FSC2 of the PCM highway,
2. FSC_TE of the $\mathrm{S} / \mathrm{T}$ interface,
3. and one GPIO pin out of GPIO0... GPIO15.

The GPIO pin can be selected with the bitmap V_FSC_GPIO_SEL of the register R_GPIO_CFG. As the GPIO synchronization signal $f_{i n}$ can be a multiple of 8 kHz , a programmable 10 bit divider must generate the required signal frequency $f_{\text {out }}$, i.e.

$$
\text { V_FSC_PREDIV }=\frac{f_{\text {in }}}{f_{\text {out }}}-1
$$

where V_FSC_PREDIV is a bitmap of the register R_GPIO_CFG and $f_{\text {out }}=8 \mathrm{kHz}$. In contrast to this, the $\mathrm{S} / \mathrm{T}$ interface and the PCM highway work always on a 8 kHz synchronization signal.

The selected signal is called EFSC (external frame sync clock). The FSC-PLL accepts this signal and generates the internal frame syncronization clock (IFSC) which is used from the PCM highway, the CODECs and the $\mathrm{S} / \mathrm{T}$ controller.

### 4.1.2 Functional description of the FSC-PLL

The FSC-PLL generates the internal FSC from the external FSC which is passed to the PCM highway controller, the CODEC interface and the S/T controller. The FSC-PLL module offers a very variable adjustment. Figure 16 illustrates the configuration possibilities. Three main parts perform the FSCPLL functionality - the PLL counter, the PLL phase alignment and the FSC adjustment - and are described in the following paragraphs.


Figure 16: Overview of the internal structure of the FSC-PLL

## PLL counter

The FSC-PLL counter is a 13 bit count-up counter which is clocked by $f_{s y s}$. To generate the CFSC signal (see figure 16), the PSC counter must receive its reset signal every $125 \mu \mathrm{~s}$. Therefore the counter end value has to be programmed by

$$
\text { V_FSC_VARMODE_DATA }=1536 \cdot \frac{f_{s y s}}{12.288 \mathrm{MHz}}
$$

in the register R_FSC_CFG. This value must not be greater than 8191.
Furtheron, it is necessary to set (reserved) $=1$ in the register R_FSC_CFG.
With each counter clock, the value of the FSC-PLL counter is incremented with a value which depends on the phase detection result which is described in the next paragraph. Reaching its end value, the counter restarts with zero.

## PLL phase alignment

The FSC-PLL phase detection has two input signals of 8 kHz . The CFSC has to syncronize with EFSC, and in addition to this, it must suppress the EFSC jitter.

If no phase shift is needed, the FSC-PLL counter will always be incremented by 1 . A phase offset between EFSC and CFSC causes a different increment with a positive or a negative value. These values can be programmed in the range $0 \ldots 7$ with the bitmaps V_FSC_PPC resp. V_FSC_NPC (two complement) in the register R_FSC_CFG.

The phase correction may be performed with every pulse of the FSC or only every $n$th pulse. This is put into action with the bitmap V_FSC_CORT of the register R_FSC_CFG. Only the rising edge of the FSC is involved with the phase correction.


Figure 17: Principle of the phase correction
If a phase deviation is recognized, the FSC-PLL corrects the phase difference in the corresponding direction. The phase correction is carried out in both directions. The maximum phase jump per clock period ( $125 \mu \mathrm{~s}$ ) is programmable. The resolution of the phase jump depends on the clock frequency $f_{\text {sys }}$. The minimum phase jump per $125 \mu$ s is 16.27 ns (at $f_{\text {sys }}=61.44 \mathrm{MHz}$ ).

The FSC-PLL module generates an interrupt (if enabled) every $125 \mu$ s. The interrupt source can be the internal FSC signal generated by the FSC-PLL module or/and the four peripheral FSC signals (see R_FSC_IRQ description).

### 4.1.3 The constructed FSC

The FSC-PLL has a constant phase shift (delay) of three system clock periods with reference to the external FSC signal due to the synchronization logic. In case that the constant phase delay leads to disadvantages for the external devices (e.g. PCM CODECs), the FSC-PLL module offers a programmable phase position.

Within the contruction logic block, the phase position of the rising and falling edges are independently programmable with a resolution of 13 bit each (bitmaps V_FSC_POS_EDGE and V_FSC_NEG_EDGE of the register R_FSC_CONST) like shown in figure 18.

The periodically FSC contruction starts with the rising edge of the FSC output from the phase correction logic block (called PLL-FSC). A 13 bit counter is incremented with $f_{\text {sys }}$ clock beginning at zero. Simultaneously the constructed FSC is put to high.

If the counter reaches the value of V_FSC_NEG_EDGE (register R_FSC_CONST), the constructed FSC changes to low. A counter value equal to V_FSC_POS_EDGE (same register) sets the signal back to high. If this condition is not reached before the next rising edge of the PLL-FSC, this is


Figure 18: Programmable phase position for the FSC signal
done as well.
A neutral constructed FSC which is identical with the PLL-FSC is achieved with

$$
\text { V_FSC_NEG_EDGE }=62.5 \mu \mathrm{~s} \cdot f_{\text {sys }}
$$

for a falling edge after $62.5 \mu \mathrm{~s}$ and

## V_FSC_POS_EDGE $=2 \cdot$ V_FSC_NEG EDGE

for a rising edge after $125 \mu \mathrm{~s}$. Note, that the rising edge is not influenced with greater values or if it is zero.

A falling edge shift $\Delta t_{\text {fall }}$ is configured with

$$
\text { V_FSC_NEG_EDGE }=\left(\Delta t_{\text {fall }}+62.5 \mu \mathrm{~s}\right) \cdot f_{\text {sys }}
$$

where $-62.5 \mu \mathrm{~s} \leq \Delta t_{\text {fall }} \geq 62.5 \mu \mathrm{~s}$. If the neutral rising edge is located at $t=125 \mu \mathrm{~s}$, the shift $\Delta t_{\text {rise }}$ needs a bitmap value

$$
\text { V_FSC_POS_EDGE }=\left(\Delta t_{\text {rise }}+125 \mu \mathrm{~s}\right) \cdot f_{\text {sys }}
$$

with $-125 \mu \mathrm{~s} \leq \Delta t_{\text {rise }} \leq 0$. The neutral rising edge can also be seen at $t=0$. Then

$$
\text { V_FSC_POS_EDGE }=\Delta t_{\text {rise }} \cdot f_{\text {sys }}
$$

within the range $0 \leq \Delta t_{\text {rise }} \leq 125 \mu \mathrm{~s}$. Finally, an inverted constructed FSC is achieved with

$$
\text { V_FSC_NEG_EDGE = } 0
$$

and

$$
\text { V_FSC_POS_EDGE }=62.5 \mu \mathrm{~s} \cdot f_{s y s} .
$$

### 4.1.4 Register description

| R_FSC」IRQ |  | (read/write) |  |
| :---: | :---: | :---: | :---: |
| Interrupt status and enable register for the FSC interrupts <br> enable bits $0 \ldots 4$ : '0' = interrupt disable, '1' = interrupt enable status bits $6 \ldots 10$ : ' 1 ' = interrupt, '0' = no interrupt (Writing ' 0 ' sets back the interrupt request) |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| 0 | 0 | V_FSC_IRQ | interrupt enable register for the internal FSC signal |
| 1 | 0 | V_PFSCO_IRQ | interrupt enable register for the internal peripheral FSC signal PFS0 |
| 2 | 0 | V_PFSC1_IRQ | interrupt enable register for the peripheral FSC signal PFS1 |
| 3 | 0 | V_PFSC2_IRQ | interrupt enable register for the peripheral FSC signal PFS2 |
| 4 | 0 | V_PFSC3_IRQ | interrupt enable register for the peripheral FSC signal PFS3 |
| 5 |  | (reserved) |  |
| 6 | 0 | V_FSC_IRQ_STATUS | interrupt status register for the internal FSC signal. The interrupt request is set back with ' 0 '. |
| 7 | 0 | V_PFSCO_IRQ_STATUS | interrupt status register for the internal peripheral FSC signal (PFS0) |
| 8 | 0 | V_PFSC1_IRQ_STATUS | interrupt status register for the internal peripheral FSC signal (PFS1) |
| 9 | 0 | V_PFSC2_IRQ_STATUS | interrupt status register for the internal peripheral FSC signal (PFS2) |
| 10 | 0 | V_PFSC3_IRQ_STATUS | interrupt status register for the internal peripheral FSC signal (PFS3) |
| $15 . .11$ |  | (reserved) |  |

## R_FSC_CFG

(read/write)
0x00090030

FSC-PLL configuration register for programmable phase positioning of the internal FSC signal

| Bits | Reset <br> Value | Name | Description |
| :---: | :---: | :---: | :---: |
| $2 . .0$ | 0 | (reserved) |  |
| $5 . .3$ | 2 | V_FSC_PPC | sets the phase jump for the positive phase correction <br> ' 0 ' = no phase correction <br> ' 1 ' = phase correction 1 clock cycle <br> ' 7 ' = phase correction 7 clock cycle |
| $8 . .6$ | 7 | V_FSC_NPC | sets the phase jump for the negative phase correction (two complement representation: ' 000 ' $=0,{ }^{\prime} 001{ }^{\prime}=-7,{ }^{\prime} 010^{\prime}=-6, \ldots, ' 111^{\prime}=-1$ ) |
| 9 | 0 | V_FSC_EDGE | $\begin{aligned} & \text { sets clock edge for synchronization } \\ & \text { ' } 0 \text { ''falling } \\ & \text { ' } 1 \text { '= rising } \\ & \hline \end{aligned}$ |
| 12..10 | 0 | V_FSC_CORT | sets the number of frame sync pulses in with a phase correction is carried out <br> ' 0 ' = the phase correction is done within every $125 \mu \mathrm{~s}$ <br> ' 1 ' = the phase correction is done within every $250 \mu \mathrm{~s}$ <br> ' 7 ' = the phase correction is done within every $1000 \mu \mathrm{~s}$ |
| 15.. 13 | 0 | V_FSC_SRC | selects the source signal for the FSC-PLL ' 000 ' $=$ source is GPIO <br> '001' = source is $\mathrm{S} / \mathrm{T}$ module <br> '100' = source is FSC0 (PCM highway) <br> '101' = source is FSC1 (PCM highway) <br> '110' = source is FSC2 (PCM highway) <br> Note: other values deactivate the source |
| 16 | 0 | V_FSC_CONST | enables the variable phase positioning of the internal FSC signal $\begin{aligned} & \prime 0^{\prime}=\text { off } \\ & \prime 1 '=\text { on } \end{aligned}$ |
| 29.. 17 | 0x600 | V_FSC_VARMODE_DATA | Prescaler for the FSC signal in variable mode of the FSC signal generation. In this mode the FSC-PLL can be adjust to every system programmed system frequency. |
| 30 |  | (reserved) |  |
| 31 | 0 | (reserved) | must be set to ' 1 ' |

R_FSC_CONST (read/write) 0x00090034

FSC construct register for programmable phase position.

| Bits | Reset <br> Value | Name | Description |
| :---: | :---: | :---: | :---: |
| $12 . .0$ | 0x0000 | V_FSC_POS_EDGE | value for rising clock position ' 1111000000000 ' $=7680$ for 61.440 MHz ' 1100000000000 ' = 6144 for 49.152 MHz ' 1001000000000 ' $=4608$ for 36.864 MHz ' 0110000000000 ' $=3072$ for 24.576 MHz ' 0011000000000 ' = 1536 for 12.288 MHz |
| $25 . .13$ | 0x0000 | V_FSC_NEG_EDGE | value for falling clock position $\begin{aligned} \hline 1111000000000 ' & =7680 \text { for } 61.440 \mathrm{MHz} \\ \hline 1100000000000 & =6144 \text { for } 49.152 \mathrm{MHz} \\ \hline 1001000000000 & =4608 \text { for } 36.864 \mathrm{MHz} \\ \hline 0110000000000 & =3072 \text { for } 24.576 \mathrm{MHz} \\ ' 0011000000000 & =1536 \text { for } 12.288 \mathrm{MHz} \end{aligned}$ |
| $31 . .26$ |  | (reserved) |  |

### 4.2 S/T-HDLC controller

Table 20: Overview of the HFC-S active S/T-HDLC pins

| Number | Name | Description | Number | Name | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 76 | TX1_HI | transmit port (high) for the S/T interface | 81 | R2 | receive port for the $\mathrm{S} / \mathrm{T}$ interface |
| 77 | /TX_EN | transmit enable port | 82 | LEV_R2 | level detect for R2 |
| 78 | TX2_HI | transmit port (high) for the S/T interface | 83 84 | LEV_R1 <br> R1 | Level detect for R1 receive port for the $\mathrm{S} / \mathrm{T}$ inter- |
| 79 | TX2_LO | transmit port (low) for the S/T interface | 85 | ADJ_LEV | face |
| 80 | TX1_LO | transmit port (low) for the S/T interface |  |  | S/T interface |

Table 21: Overview of the HFC-S active S/T-HDLC registers

| Address | Name | Page | Address | Name | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0x000C0000 | R_ST_CFG | 72 | 0x000C0048 | R_ST_B12_STATUS | 84 |
| 0x000C0004 | R_ST_TX_STATUS | 74 | 0x000C004C | R_ST_D_STATUS | 84 |
| 0x000C0008 | R_ST_RX_STATUS | 74 | 0x000C00C0 | R_ST_WR_STATES | 86 |
| 0x000C000C | R_ST_B12_IRQ_STATUS | 77 | 0x000C00C0 | R_ST_RD_STATES | 85 |
| 0x000C0010 | R_ST_D_FIFO_STATUS | 78 | 0x000C00C4 | R_ST_CTRL1 | 87 |
| 0x000C0014 | R_ST_B12_IRQ_EN | 78 | 0x000C00C8 | R_ST_CTRL2 | 88 |
| 0x000C0018 | R_ST_D_IRQ_EN | 78 | 0x000C00CC | R_ST_CTRL3 | 88 |
| 0x000C001C | R_ST_B1_TX_FIFO | 79 | 0x000C00D0 | R_ST_SQ_MF | 89 |
| 0x000C0020 | R_ST_B2_TX_FIFO | 79 | 0x000C00DC | R_ST_CLK_CTRL | 89 |
| 0x000C0024 | R_ST_D_TX_FIFO | 80 | 0x000C00F0 | R_ST_B1_RX | 90 |
| 0x000C0028 | R_ST_B1_RX_FIFO | 80 | 0x000C00F4 | R_ST_B1_TX | 90 |
| 0x000C0030 | R_ST_B2_RX_FIFO | 81 | 0x000C00F8 | R_ST_B2_RX | 90 |
| 0x000C0034 | R_ST_D_RX_FIFO | 81 | 0x000C00FC | R_ST_B2_TX | 90 |
| 0x000C0038 | R_ST_B1_CRC | 81 | 0x000C0100 | R_ST_D_RX | 91 |
| 0x000C003C | R_ST_B2_CRC | 82 | 0x000C0104 | R_ST_D_TX | 91 |
| 0x000C0040 | R_ST_D_CRC | 82 | 0x000C0108 | R_ST_E_RX | 91 |
| 0x000C0044 | R_ST_CTRL | 83 |  |  |  |

### 4.2.1 Functional description

The S/T-HDLC module is an ISDN S/T-HDLC Basic Rate Interface (BRI).
The S/T-HDLC interface and the PCM highway form a functional unit for ISDN telecommunication applications. Additionally, the CODEC interface can be involved in the data flow via the $A R M 7^{\Gamma M}$ CPU.

Various options of the S/T-HDLC module allow a very flexible use of the module. The integrated HDLC controller for D-, B1- and B2-channel permits the construction of HDLC frames with an arbitrary length. The HDLC-frames of the B1- and B2-channel can be sent to the S/T interface or to the switching unit.

The S/T-HDLC module supports 32 bit data access only, that means always 4 byte are processed together. The clock frequency is fixed to 12.288 MHz .


Figure 19: Data path configuration options for the S/T-HDLC module (only shown for the B1-channel)
Figure 19 illustrates the configuration options of the S/T-HDLC module. Data sources and destinations are selectable from

- the $\mathrm{ARM} 7^{T M}$ CPU (directly or via FIFO),
- the PCM highway (via switching unit),
- or the S/T interface (via switching unit).

It is also possible to transmit data to the S/T interface without FIFO buffering. In this case the CPU has to ensure the timing constraints.

For the CRC generation the standard check sum CCITT-16 $\left(x^{16}+x^{12}+x^{5}+1\right)$ is used. Figure 20 illustrates the composition of a HDLC frame.


Figure 20: HDLC frame format

Table 22: Control field organization of the HDLC mode

| Bit | Transmit | Receive |
| :--- | :--- | :--- |
| 0 | Start HDLC frame with byte 0 | Byte 0 is beginning of the HDLC frame |
| 1 | Start HDLC frame with byte 1 | Byte 1 is beginning of the HDLC frame |
| 2 | Start HDLC frame with byte 2 | Byte 2 is beginning of the HDLC frame |
| 3 | reserved | reserved |
| 4 | Stop HDLC frame with byte 0 | Byte 0 is end of the HDLC frame |
| 5 | Stop HDLC frame with byte 1 | Byte 1 is end of the HDLC frame |
| 6 | Stop HDLC frame with byte 2 | Byte 2 is end of the HDLC frame |
| 7 | reserved | CRC of the HDLC frame is correct |



Figure 21: FIFO pointer structure

The HDLC controller of the S/T-HDLC interface has a 64 byte FIFO for each channel (B1, B2 and D) and each direction. The FIFOs can be used in transparent mode and in HDLC mode. They are organized in blocks of $16 \times 32$ bit. In HDLC mode the fourth byte of the FIFO is interpreted as a control field for data flow controlling. Table 22 illustrates the control field structure for transmit and receive direction.

Figure 21 shows the pointer structure of the FIFO.

### 4.2.2 Register description

| R_ST | FG | (read / write) |  |
| :---: | :---: | :---: | :---: |
| S/T-HDLC configuration register |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| 0 | 0 | V_ST_B1_SRC | selects the source for the data on the B1-channel $\begin{aligned} & \text { '0' }=\text { ARM7 } 7^{T M} \text { CPU } \\ & \prime 1 \text { ' }=\text { PCM highway } \\ & \hline \end{aligned}$ |
| 1 | 0 | V_ST_B2_SRC | selects the source for the data on the B2-channel $\begin{aligned} & \prime 0 \prime=\mathrm{ARM} 7^{T M} \mathrm{CPU} \\ & \prime 1 \text { ' }=\mathrm{PCM} \text { highway } \\ & \hline \end{aligned}$ |
| $3 . .2$ | 0 | V_ST_B1_TX_MODE | sets the sending data mode for the B1-channel ' 00 ' = transparent mode <br> '10' = HDLC mode without CRC generation <br> '11' = HDLC mode with CRC-16 generation |
| $5 . .4$ | 0 | V_ST_B1_RX_MODE | sets the receiving data mode for the B1-channel '00' = transparent mode <br> '10' = HDLC mode without CRC generation <br> '11' = HDLC mode with CRC-16 generation |
| 6 | 1 | V_ST_B1_RX_FIFO_STATUS | resets the B1 receive FIFO pointer |
| 7 | 0 | V_ST_B1_TX_MSB | sets the bit direction for the sending data in the B1-channel '0' = LSB first '1' = MSB first |
| 8 | 1 | V_ST_B1_RX_MSB | sets the bit direction for the receiving data in the B1-channel '0' = LSB first ' 1 ' = MSB first |
| 9 | 1 | V_ST_B1_RX_LSB | sets the format for the raw data in the B1 receive <br> FIFO $\begin{aligned} & \prime 0 '=\text { original (MSB first) } \\ & \hline 1 '=\text { mirrored (LSB first) } \end{aligned}$ |
| $11 . .10$ | 0 | V_ST_B2_TX_MODE | sets the sending data mode for the B2-channel '00' = transparent mode <br> '10' = HDLC mode without CRC generation <br> '11' = HDLC mode with CRC-16 generation |
| $13 . .12$ | 0 | V_ST_B2_RX_MODE | sets the receiving data mode for the B2-channel '00' = transparent mode <br> '10' = HDLC mode without CRC generation <br> '11' = HDLC mode with CRC-16 generation |
| 14 | 1 | V_ST_B2_RX_FIFO_STATUS | resets the B2 receive FIFO pointer |
| 15 | 0 | V_ST_B2_TX_MSB | sets the bit direction for the sending data in the B2-channel '0' = LSB first '1' = MSB first |


| Bits | Reset <br> Value | Name | Description |
| :---: | :---: | :---: | :---: |
| 16 | 1 | V_ST_B2_RX_MSB | sets the bit direction for the receiving data in the B2-channel '0' = LSB first $' 1 '=\text { MSB first }$ |
| 17 | 1 | V_ST_B2_RX_FIFO_LSB | sets the format for the raw data in the B 2 receive <br> FIFO $\begin{aligned} & \text { '0' }=\text { original (MSB first) } \\ & \prime 1 \text { = mirrored (LSB) } \end{aligned}$ |
| $19 . .18$ | 0 | V_ST_D_TX_MODE | sets the sending data mode for the D-channel ' 00 ' = transparent mode <br> '10' = HDLC mode without CRC generation <br> '11' = HDLC mode with CRC-16 generation |
| $21 . .20$ | 0 | V_ST_D_RX_MODE | sets the receiving data mode for the D-channel ' 00 ' = transparent mode <br> '10' = HDLC mode no CRC generation <br> '11' = HDLC mode with CRC-16 generation |
| 22 | 1 | V_ST_D_RX_FIFO_STATUS | resets the D receive FIFO pointer |
| 23 | 0 | V_ST_D_TX_MSB | sets the bit direction for the sending data on the B2-channel '0' = LSB first '1' = MSB first |
| 24 | 1 | V_ST_D_RX_MSB | sets the bit direction for the receiving data on the B2-channel '0' = LSB first <br> '1' = MSB first |
| 25 | 1 | V_ST_D_RX_FIFO_LSB | sets the format for the raw data in the B 2 receive <br> FIFO $\begin{aligned} & \prime 0 \prime=\text { original (MSB) } \\ & \prime 1 '=\operatorname{mirrored}(\mathrm{LSB}) \end{aligned}$ |
| 26 | 1 | V_ST_B1_FIFO_EN | activates the sending FIFO for the B1-channel $\begin{aligned} & \prime 0 '=\text { inactive } \\ & \prime 1 '=\text { active } \\ & \hline \end{aligned}$ |
| 27 | 1 | V_ST_B2_FIFO_EN | activates the sending FIFO for the B2-channel $\begin{aligned} & \prime 0 \text { ' }=\text { inactive } \\ & \prime 1 \text { = active } \\ & \hline \end{aligned}$ |
| 28 | 1 | V_ST_D_FIFO_EN | activates the sending FIFO for the D-channel $\begin{aligned} & \text { '0' }=\text { inactive } \\ & \prime 1 \text { = active } \\ & \hline \end{aligned}$ |
| 29 | 1 | V_ST_LOOP | sets all FIFOs in internal loop mode (for test only) |
| 30 | 0 | V_HDLC_B1_SRC | B1 receives data from S/T or PCM interface $\begin{aligned} & \text { '0' }=\text { S/T } \\ & \text { '1' }=\text { PCM interface } \end{aligned}$ |
| 31 | 0 | V_HDLC_B2_SRC | B2 receives data from S/T or PCM interface $\begin{aligned} & \text { '0' }=\text { S/T } \\ & \text { '1' }=\text { PCM interface } \end{aligned}$ |


| R_ST_TX_STATUS |  |  |  |
| :--- | :--- | :--- | :--- |
| FIFO status register for transmit channels |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $3 . .0$ | 0 | V_B1_TX_FIFO_WRPTR | displays FIFO write pointer of B1-channel <br> transmitter |
| $7 . .4$ | 0 | V_B1_TX_FIFO_RDPTR | displays FIFO read pointer of B1-channel <br> transmitter |
| $11 . .8$ | 0 | V_B2_TX_FIFO_WRPTR | displays FIFO write pointer of B2-channel <br> transmitter |
| $15 . .12$ | 0 | V_B2_TX_FIFO_RDPTR | displays FIFO read pointer of B2-channel <br> transmitter |
| $19 . .16$ | 0 | V_D_TX_FIFO_WRPTR | displays FIFO write pointer of D-channel <br> transmitter |
| $23 . .20$ | 0 | V_D_TX_FIFO_RDPTR | displays FIFO read pointer of D-channel <br> transmitter |
| $25 . .24$ | 0 | V_B1_TX_CNT | displays FIFO byte counter of B1-channel <br> transmitter |
| $27 . .26$ | 0 | V_B2_TX_CNT | displays FIFO byte counter of B2-channel <br> transmitter |
| $29 . .28$ | 0 | V_D_TX_CNT | displays FIFO byte counter of D-channel <br> transmitter |
| $31 . .30$ |  | (reserved) |  |

## R_ST_RX_STATUS

FIFO status register for receive channels

| Bits | Reset <br> Value | Name | Description |
| :--- | :--- | :--- | :--- |
| $3 . .0$ | 0 | V_B1_RX_FIFO_WRPTR | displays FIFO write pointer of B1-channel receiver |
| $7 . .4$ | 0 | V_B1_RX_FIFO_RDPTR | displays FIFO read pointer of B1-channel receiver |
| $11 . .8$ | 0 | V_B2_RX_FIFO_WRPTR | displays FIFO write pointer of B2-channel receiver |
| $15 . .12$ | 0 | V_B2_RX_FIFO_RDPTR | displays FIFO read pointer of B2-channel receiver |
| $19 . .16$ | 0 | V_D_RX_FIFO_WRPTR | displays FIFO write pointer of D-channel receiver |
| $23 . .20$ | 0 | V_D_RX_FIFO_RDPTR | displays FIFO read pointer of D-channel receiver |
| $25 . .24$ | 0 | V_B1_RX_CNT | displays FIFO byte counter of B1-channel receiver |
| $27 . .26$ | 0 | V_B2_RX_CNT | displays FIFO byte counter of B2-channel receiver |
| $29 . .28$ | 0 | V_D_TX_CNT | displays FIFO byte counter of D-channel receiver |
| $31 . .30$ |  | (reserved) |  |

Table 23: Bitmap description of the FIFO transmit status

| Bit <br> number | Bit <br> name | Description |
| :---: | :---: | :--- |
| 0 | empty | indicates that the transmit FIFO is empty |
| 1 | full | indicates that the transmit FIFO is full |
| 2 | overflow | indicates an overflow in the transmit FIFO (data has not been sent) |
| 3 | underflow | indicates an underflow in the transmit FIFO (in transparent mode: old data has been <br> sent, in HDLC mode: 0xFF has been sent) |
| 4 | abort | indicates abort of HDLC frame in transmit channel |
| 5 | HDLC_mode | indicates that the transmitted data is an HDLC frame |

Table 24: Bitmap description of the FIFO receive status (B1- and B2-channel)

| Bit <br> number | Bit <br> name | Description |
| :---: | :---: | :--- |
| 0 | empty | indicates that the receive FIFO is empty |
| 1 | full | indicates that the receive FIFO is full |
| 2 | overflow | indicates an overflow in the receive FIFO (data has not been written into the FIFO) |
| 3 | underflow | indicates an underflow in the receive FIFO (in transparent mode: old data has been <br> written, in HDLC mode: OxFF has been written) |
| 4 | abort | indicates abort of HDLC frame in receive channel |
| 5 | CRC_OK | indicates correct CRC checksum of receive channel |
| 6 | HDLC_mode | indicates that a HDLC frame was received |
| 7 | align_error | indicates an error in the HDLC data stream of the receive channel (data is not byte <br> aligned) |
| 8 | lost_error | indicates that data has been lost in receive channel |

Table 25: Bitmap description of the FIFO receive status (D-channel)

| Bit <br> number | Bit <br> name | Description |
| :---: | :---: | :--- |
| 0 | empty | indicates that the receive FIFO is empty |
| 1 | full | indicates that the receive FIFO is full |
| 2 | overflow | indicates an overflow in the receive FIFO (data has not been written into the FIFO) |
| 3 | underflow | indicates an underflow in the receive FIFO (in transparent mode: old data has been <br> written, in HDLC mode: OxFF has been written) |
| 4 | abort | indicates abort of HDLC frame in receive channel |
| 5 | CRC_OK | indicates correct CRC checksum of receive channel |
| 6 | HDLC_mode | indicates that a HDLC frame was received |
| 7 | align_error | indicates an error in the HDLC data stream of the receive channel (data is not byte <br> aligned) |
| 8 | repeat | indicates a request to repeat the last HDLC frame in receive channel |
| 9 | lost_error | indicates that data has been lost in receive channel |


| R_ST_B12_JRQ_STATUS |  |  |  |
| :--- | :--- | :--- | :--- |
| Interrupt status register for S/T-HDLC B1- and B2-channels |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $5 . .0$ | 0 | V_B1_TX_FIFO_STATUS | indicates the B1-channel transmit FIFO status |
| $14 . .6$ | 0 | V_B1_RX_FIFO_STATUS | indicates the B1-channel receive FIFO status |
| 15 |  | (reserved) |  |
| $21 . .16$ | 0 | V_B2_TX_FIFO_STATUS | indicates the B2-channel transmit FIFO status |
| $30 . .22$ | 0 | V_B2_RX_FIFO_STATUS | indicates the B1-channel transmit FIFO status |
| 31 |  | (reserved) |  |

(see table 23 and 24 for bitmap explanation)

| R_ST_D_FIFO_STATUS |  |  |  |
| :--- | :--- | :--- | :--- |
| Interrupt status register for S/T-HDLC D-channel |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $5 . .0$ | 0 | V_D_TX_FIFO_STATUS | indicates the D-channel transmit FIFO status |
| $15 . .6$ | 0 | V_D_RX_FIFO_STATUS | indicates the D-channel receive FIFO status |

(see table 23 and 25 for bitmap explanation)

| R_ST_B12_IRQ_EN |  |  |  |
| :--- | :--- | :--- | :--- |
| Interrupt enable register for S/T-HDLC B1- and B2-channels <br> '0' = disable interrupt <br> $\prime$ <br> $\prime$ = enable interrupt |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $5 . .0$ | 0 | V_B1_TX_IRQ_EN | enables the B1 transmit interrupts |
| $14 . .6$ | 0 | V_B1_RX_IRQ_EN | enables the B1 receive interrupts |
| 15 |  | (reserved) |  |
| $21 . .16$ | 0 | V_B2_TX_IRQ_EN | enables the B2 transmit interrupts |
| $30 . .22$ | 0 | V_B2_RX_IRQ_EN | enables the B2 receive interrupts |
| 31 |  | (reserved) |  |

(see table 23 and 24 for bitmap explanation)

(see table 23 (page 76) and 25 (page 77) for bitmap explanation)

| R_ST_B1_TX_FIFO |  |  |  |
| :--- | :--- | :--- | :--- |
| Write address of B1-channel transmitter FIFO (Organization: $16 \times 32$ bit $=64$ bytes) |  |  |  |
| In transparent mode 4 bytes of data are written simultaneously. In HDLC mode 3 bytes of data |  |  |  |
| and 1 control byte (byte 3) are written simultaneously. |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $7 . .0$ | $0 \times 00$ | V_B1_TX_FIFO_BYTE0 | B1-channel transmit data byte 0 |
| $15 . .8$ | 0 | V_B1_TX_FIFO_BYTE1 | B1-channel transmit data byt 1 |
| $23 . .16$ | 0 | V_B1_TX_FIFO_BYTE2 | B1-channel transmit data byte 2 |
| $31 . .24$ | $0 \times 00$ | V_B1_TX_FIFO_BYTE3 | in transp. mode: B1-channel transmit data byte 3 <br> in HDLC mode: HDLC control byte |

## R_ST_B2_TX_FIFO

(read / write)
0x000C0020
Write address of B2-channel transmitter FIFO (Organization: $16 \times 32$ bit $=64$ bytes)
In transparent mode 4 bytes of data are written simultaneously. In HDLC mode 3 bytes of data and 1 control byte (byte 3 ) are written simultaneously.

| Bits | Reset <br> Value | Name | Description |
| :--- | :--- | :--- | :--- |
| $7 . .0$ | 0 | V_B2_TX_FIFO_BYTE0 | B2-channel transmit data byte 0 |
| $15 . .8$ | $0 \times 00$ | V_B2_TX_FIFO_BYTE1 | B2-channel transmit data byte 1 |
| $23 . .16$ | $0 \times 00$ | V_B2_TX_FIFO_BYTE2 | B2-channel transmit data byte 2 |
| $31 . .24$ | $0 \times 00$ | V_B2_TX_FIFO_BYTE3 | in transp. mode: B2-channel transmit data byte 3 <br> in HDLC mode: HDLC control byte |


| R_ST_D_TX_FIFO |  |  | (read / write) |
| :---: | :---: | :---: | :---: |
| Write address of D-channel transmitter FIFO (Organization: $16 \times 32$ bit $=64$ bytes) <br> In transparent mode 4 bytes of data are written simultaneously. In HDLC mode 3 bytes of data and 1 control byte (byte 3 ) are written simultaneously. |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $7 . .0$ | 0 | V_D_TX_FIFO_BYTE0 | D-channel transmit data byte 0 |
| $15 . .8$ | 0 | V_D_TX_FIFO_BYTE1 | D-channel transmit data byte 1 |
| $23 . .16$ | 0x00 | V_D_TX_FIFO_BYTE2 | D-channel transmit data byte 2 |
| $31 . .24$ | 0x00 | V_D_TX_FIFO_BYTE3 | in transp. mode: D-channel transmit data byte 3 in HDLC mode: HDLC control byte |


| R_ST_B1_RX_FIFO | (read/write) | $0 \times 000 \mathrm{C0028}$ |
| :--- | :--- | :--- |

Read address of B1-channel receiver FIFO (Organization: $16 \times 32$ bit $=64$ bytes)

In transparent mode 4 bytes of data are read simultaneously. In HDLC mode 3 bytes of data and 1 control byte (byte 3 ) are read simultaneously.

| Bits | Reset <br> Value | Name | Description |
| :--- | :--- | :--- | :--- |
| $7 . .0$ | 0 | V_B1_RX_FIFO_BYTE0 | B1-channel receiver data byte 0 |
| $15 . .8$ | 0 | V_B1_RX_FIFO_BYTE1 | B1-channel receiver data byte 1 |
| $23 . .16$ | 0 | V_B1_RX_FIFO_BYTE2 | B1-channel receiver data byte 2 |
| $31 . .24$ | $0 \times 00$ | V_B1_RX_FIFO_BYTE3 | in transp. mode: B1-channel receive data byte 3 <br> in HDLC mode: HDLC control byte |

## R_ST_B2_RX_FIFO

(read / write)
0x000C0030
Read address of B2-channel receiver FIFO (Organization: $16 \times 32$ bit $=64$ bytes)
In transparent mode 4 bytes of data are read simultaneously. In HDLC mode 3 bytes of data and 1 control byte (byte 3 ) are read simultaneously.

| Bits | Reset <br> Value | Name | Description |
| :--- | :--- | :--- | :--- |
| $7 . .0$ | 0 | V_B2_RX_FIFO_BYTE0 | B2-channel receiver data byte 0 |
| $15 . .8$ | 0 | V_B2_RX_FIFO_BYTE1 | B2-channel receiver data byte 1 |
| $23 . .16$ | 0 | V_B2_RX_FIFO_BYTE2 | B2-channel receiver data byte 2 |
| $31 . .24$ | 0 | V_B2_RX_FIFO_BYTE3 | in transp. mode: B2-channel receive data byte 3 <br> in HDLC mode: HDLC control byte |


| R_ST_D_RX_FIFO |  |  | (read / write) | 0x000C |
| :---: | :---: | :---: | :---: | :---: |
| Read address of D-channel receiver FIFO (Organization: $16 \times 32$ bit $=64$ bytes) |  |  |  |  |
| In transparent mode 4 bytes of data are read simultaneously. In HDLC mode 3 bytes of data and 1 control byte (byte 3 ) are read simultaneously. |  |  |  |  |
| Bits | Reset <br> Value | Name | Descr |  |
| $7 . .0$ | 0x00 | V_D_RX_FIFO_BYTE0 | D-cha |  |
| $15 . .8$ | 0x00 | V_D_RX_FIFO_BYTE1 | D-cha |  |
| 23.16 | 0x00 | V_D_RX_FIFO_BYTE2 | D-cha |  |
| 31.. 24 | 0x00 | V_D_RX_FIFO_BYTE3 | in tra <br> in HD | data byte 3 <br> e |


| R_ST_B1_CRC | (read/write) | $0 \times 000 \mathrm{C} 0038$ |
| :--- | :--- | :--- |

Register for soft CRC of B1-channel
If selected, the CRC has to be calculated by the software and stored into this register before the start of the HDLC frame.

| Bits | Reset <br> Value | Name | Description |
| :---: | :---: | :--- | :--- |
| $15 . .0$ | $0 \times 0000$ | V_ST_B1_CRC | value of the CRC for the B1-channel |


| R_ST_B2_CRC |  | (read/write) |  | 0x0 |
| :---: | :---: | :---: | :---: | :---: |
| Register for soft CRC of B2-channel |  |  |  |  |
| If selected, the CRC has to be calculated by the software and stored into this register before the start of the HDLC frame. |  |  |  |  |
| Bits | Reset Value | Name | Descr |  |
| $15 . .0$ | 0x0000 | V_ST_B2_CRC | value |  |


| R_ST_D_CRC | (read/write) |  |  |
| :--- | :--- | :--- | :--- |
| Register for soft CRC of D-channel |  |  |  |
| If selected, the CRC has to be calculated by the software and stored into this register before the <br> start of the HDLC frame. |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $15 . .0$ | 0x0000 | V_ST_D_CRC | value of the CRC for the D-channel |


| R_ST | TRL | (read/write) |  |
| :---: | :---: | :---: | :---: |
| FIFO control register |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| 0 | 1 | V_B1_TX_FIFO_STOP | stops the B1-channel transmit FIFO '0' = run <br> '1' = stop <br> If the FIFO is active but stopped, $0 x F F$ will be transmitted. |
| 1 | 1 | V_B2_TX_FIFO_STOP | stops the B2-channel transmit FIFO '0' = run '1' = stop <br> If the FIFO is active but stopped, $0 x F F$ will be transmitted. |
| 2 | 1 | V_B2_TX_FIFO_STOP | stops the B2-channel transmit FIFO $\text { ' } 0 \text { ' = run }$ '1' = stop <br> If the FIFO is active but stopped, $0 x F F$ will be transmitted. |
| 3 | 1 | V_D_TX_FIFO_STOP | stops the D-channel transmit FIFO '0' = run '1' = stop <br> If the FIFO is active but stopped, $0 x F F$ will be transmitted. |
| 4 | 1 | V_B1_TX_FIFO_RDY | $\begin{aligned} & \text { resets the B1-channel transmit FIFO } \\ & \text { '0' = reset } \\ & \prime 1 \text { ' }=\text { operation } \\ & \hline \end{aligned}$ |
| 5 | 1 | V_B2_TX_FIFO_RDY | resets the B2-channel transmit FIFO <br> ' 0 ' = reset <br> '1' = operation |
| 6 | 1 | V_D_TX_FIFO_RDY | resets the D-channel transmit FIFO <br> '0' = reset <br> ' 1 ' = operation |
| 7 | 1 | V_ST_RDY | resets the $\mathrm{S} / \mathrm{T}$ module <br> '0' = reset <br> ' 1 ' = operation |
| 8 |  | (reserved) |  |


| R_ST_B12_STATUS |  |  |  |
| :--- | :--- | :--- | :--- |
| Status register for S/T-HDLC B1- and B2-channels <br> Represents the current status of the S/T-HDLC module |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $5 . .0$ | $0 \times 00$ | V_B1_TX_STATUS | indicates the B1-channel transmit FIFO status |
| $14 . .6$ | $0 \times 000$ | V_B1_RX_STATUS | indicates the B1-channel transmit FIFO status |
| 15 |  | (reserved) |  |
| $21 . .16$ | 0 | V_B2_TX_STATUS | indicates the B2-channel transmit FIFO status |
| $30 . .22$ | 0 | V_B2_RX_STATUS | indicates the B2-channel receive FIFO status |
| 31 |  | (reserved) |  |

(see table 23 (page 76) and 24 (page 76) for bitmap explanation)

| R_ST_D_STATUS |  |  |  |
| :--- | :--- | :--- | :--- |
| Status register for S/T-HDLC D-channel <br> Represents the current status of the S/T-HDLC module <br> BitsReset <br> Value | Name | Description |  |
| $5 . .0$ | $0 \times 00$ | V_D_TX_STATUS | indicates the D-channel transmit FIFO status |
| $15 . .6$ | $0 x 000$ | V_D_RX_STATUS | indicates the D-channel transmit FIFO status |

(see table 23 (page 76) and 25 (page 77) for bitmap explanation)

## R_ST_RD_STATES <br> (read only) $0 \times 000 \mathrm{C} 00 \mathrm{C} 0$

Status register for $\mathrm{S} / \mathrm{T}$ module state machine

| Bits | Reset <br> Value | Name | Description |
| :--- | :--- | :--- | :--- |
| $3 . .0$ | 0 | V_ST_STATE | binary value of actual state (NT: Gx, TE: Fx) |
| 4 | 0 | V_FR_SYNC | frame synchronization <br> $\prime 0^{\prime}=$ not synchronized <br> $\prime 1 '=$ synchronized |
| 5 | 0 | V_T2_EXP | $'^{\prime}=$ timer T2 expired (NT mode only) |
| 6 | 0 | V_INFO0 | $'^{\prime}=$ receiving INFO0 |
| 7 | 0 | V_G2_G3 | '0' = no operation <br> $\prime 1 '=$ allows transition from G2 to G3 in NT mode <br> This bit is automatically cleared after the transition <br> and has no function in TE mode. |

Note: For bit 5 details see table 26 on page 92


## Important !

The state machine is stuck to ' 0 ' after a reset. Writing a ' 0 ' to bit 4 restarts the state machine. In this state the HFC-S active sends no signal on the S/T line and it is not possible to activate it by incoming INFOx.

## NT mode:

The NT state machine does not change automatically from G2 to G3 if the TE side sends INFO3 frames. This transition must be activated each time by setting bit 7 of the R_ST_WR_STATES register or by setting bit 0 of the R_ST_CTRL2 register.

Fix the NT state machine to state G3 when activated (by writing 13h into this register). This prevents deactivation of NT mode S/T interface due to sporadically errors on NT input data.

| R_ST | TRL1 | (write only) |  |
| :---: | :---: | :---: | :---: |
| 1st control register of the S/T module |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| 0 | 0 | V_B1_EN | ' 0 ' = B1 send data disabled (permanent 1 sent in activated states) <br> ' 1 ' = B1 send data enabled |
| 1 | 0 | V_B2_EN | ' 0 ' = B2 send data disabled (permanent 1 sent in activated states) <br> '1' = B2 send data enabled |
| 2 | 0 | V_ST_MODE | $\begin{aligned} & \text { S/T interface mode } \\ & 0^{\prime}=\text { TE mode } \\ & 1^{\prime}=\text { NT mode } \end{aligned}$ |
| 3 | 0 | V_D_PRIO | D-channel priority <br> ' 0 ' = high priority $8 / 9$ <br> ' 1 ' = low priority 10/11 |
| 4 | 0 | V_SQ_EN | S/Q bit transmission <br> '0' = S/Q bit disabled <br> ' 1 ' = S/Q bit and multiframe enabled |
| 5 | 0 | V_96KHZ | '0' = normal operation <br> '1' = send 96 kHz transmit test signal (alternating zeros) |
| 6 | 0 | V_TX_LO | TX2_LO and TX1_LO line setup <br> This bit must be configured depending on the used S/T module and circuitry to match the $400 \Omega$ pulse mask test. <br> ' 0 ' = capacitive line mode <br> ' 1 ' = non capacitive line mode |
| 7 | 0 | V_ST_STOP | Power down <br> ' 0 ' = power up, oscillator active '1' = power down, oscillator stopped <br> Note: This bit is not cleared by a soft reset. |


| R_ST_CTRL2 |  |  |  |
| :--- | :--- | :--- | :--- |
| 2nd control register of the S/T module |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| 0 | 0 | V_G2_G3_EN | force automatic transition from G2 to G3 without <br> setting bit V_SET_G2_G3 of the <br> R_ST_WR_STATES |
| 1 | 0 | (reserved) | must be '0' |


| R_ST_CTRL3 |  |  |  |
| :--- | :--- | :--- | :--- |
| (write only) |  |  |  |
| 3rd control register for the S/T module |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| 0 | 0 | V_B1_RX_HI | B1-channel receive enable <br> '0' $=$ B1 receive bits are forced to '1' <br> '1' = normal operation |
| 1 | 0 | V_B2_RX_HI | B2-channel receive enable <br> '0' <br> ' B2 receive bits are forced to '1' |
| $7 . .2$ |  | (reserved) |  |


| R_ST | Q_MF | (read/write, read, write) |  |
| :---: | :---: | :---: | :---: |
| S/Q multiframe register for S/T module |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $3 . .0$ | 0 | V_ST_SQ | TE mode: $S$ bits (bit $3=S 1, \ldots$, bit $0=S 4$ ) <br> NT mode: Q bits (bit $3=\mathrm{Q} 1$, bit $0=\mathrm{Q} 4$ ) |
| 4 | 0 | V_MF_RX_RDY | '1' a complete S or Q multiframe has been received Reading this register clears this bit. |
| $6 . .5$ | 0 | (reserved) |  |
| 7 | 0 | V_MF_TX_RDY | '1' ready to send a new S or Q multiframe Writing to this register clears this bit. |



| R_ST_B1_RX |  |  |  |
| :--- | :--- | :--- | :--- |
| Receive register for the B1-channel data. This register is updated all $125 \mu \mathrm{~S}$ (FSC pulse) by <br> hardware. |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $7 . .0$ | 0xFF | V_ST_B1_RX | B1-channel data |


| R_ST_B1_TX |  |  |  |
| :--- | :--- | :--- | :--- |
| Transmit register for the B1-channel data. This register is automatically updated all $125 \mu$ s (FSC <br> pulse) with data from the FIFO or from the switching unit or can be updated by the CPU if these <br> data streams are not configured. |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $7 . .0$ | $0 \times 00$ | V_ST_B1_TX | B1-channel data |


| R_ST_B2_RX | (read only) |  |  |
| :--- | :---: | :--- | :--- |
| Receive register for the B2-channel data. <br> hardware. |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $7 . .0$ | 0xFF | V_ST_B2_RX | B2-channel data |


| R_ST_B2_TX |  |  |  |  |  |  | (write only) |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Transmit register for the B2-channel data. This register is automatically updated all $125 \mu \mathrm{~s}$ (FSC <br> pulse) with data from the FIFO or from the switching unit or can be updated by the CPU if these <br> data streams are not configured. |  |  |  |  |  |  |  |
| Bits | Reset <br> Value | Name | Description |  |  |  |  |
| $7 . .0$ | $0 \times 00$ | V_ST_B2_TX | B2-channel data |  |  |  |  |

R_ST_D_RX (read only) 0x000C0100

Receive register for the D-channel data. This register is updated all $125 \mu$ s (FSC pulse) by hardware.

| Bits | Reset <br> Value | Name | Description |
| :--- | :--- | :--- | :--- |
| $5 . .0$ |  | (reserved) |  |
| $7 . .6$ | 3 | V_ST_D_RX | D-channel data |


| R_ST_D_TX | (write only) | $0 \times 000 \mathrm{C} 0104$ |
| :--- | :--- | :--- |

Transmit register for the D-channel data. This register is automatically updated all $125 \mu$ (FSC pulse) with data from the FIFO or from the switching unit or can be updated by the CPU if these data streams are not configured.

| Bits | Reset <br> Value | Name | Description |
| :--- | :--- | :--- | :--- |
| $5 . .0$ |  | (reserved) |  |
| $7 . .6$ | 0 | V_ST_D_TX | D-channel data |

R_ST_E_RX (read only) 0x000C0108

Receive register for the E-channel data. This register is updated all $125 \mu$ (FSC pulse) by hardware.

| Bits | Reset <br> Value | Name | Description |
| :--- | :--- | :--- | :--- |
| $5 . .0$ |  | (reserved) |  |
| $7 . .6$ | 3 | M_ST_E_RX | E-channel data |

### 4.2.3 State matrices for NT and TE

## S/T interface activation / deactivation layer 1 for finite state matrix for NT

Table 26: Activation/deactivation layer 1 for finite state matrix for NT

| State name: | Reset | Deactivate | Pending <br> activation | Active | Pending <br> deactivation |
| ---: | :---: | :---: | :---: | :---: | :---: |
| State number: | G 0 | G 1 | G 2 | G 3 | G4 |
| INFO sent: | INFO 0 | INFO 0 | INFO 2 | INFO 4 | INFO 0 |

Event:

| State machine release <br> (Note 3) | G2 | $\mid$ | $\mid$ | $\mid$ | $\mid$ |
| :--- | :--- | :--- | :--- | :--- | :--- |


| Activate request | G2 <br> (Note 1) | G2 <br> (Note 1) | $\mid$ | $\mid$ | G2 <br> (Note 1) |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Deactivate request | - | $\mid$ | Start timer T2 <br> G4 | Start timer T2 <br> G4 | $\mid$ |


| Expiry T2 (Note 2) | - | - | - | - | G1 |
| :--- | :--- | :--- | :--- | :--- | :--- |


| Receiving INFO 0 | - | - | - | G2 | G1 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Receiving INFO 1 | - | G2 <br> (Note 1) | - | $/$ | - |
| Receiving INFO 3 | - | $/$ | G3 <br> (Note 1, 4) | - | - |
| Lost framing | - | $/$ | $/$ | G2 | - |

## Legend:

- No state change
/ Impossible by the definition of peer-to-peer physical layer procedures or system internal reasons

Impossible by the definition of the physical layer service

## Notes:

Note 1: Timer 1 (T1) is not implemented in the HFC-S active and must be implemented in software.
Note 2: Timer 2 (T2) prevents unintentional reactivation. Its value is $32 \mathrm{~ms}(256 \cdot 125 \mu \mathrm{~s})$. This implies that a TE has to recognize INFO 0 and to react on it within this time.

Note 3: After reset the state machine is fixed to G0.
Note 4: Bit V_SET_G2_G3 of the R_ST_WR_STATES register must be set to allow this transition.

Activation / deactivation layer 1 for finite state matrx for TE

Table 27: Activation/deactivation layer 1 for finite state matrix for TE

| State name: | - |  |  |  |  |  | 弟 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| State number: | F0 | F 2 | F3 | F4 | F 5 | F6 | F 7 | F8 |
| INFO sent: | INFO 0 | INFO0 | INFO0 | INFO 1 | INFO 0 | INFO3 | INFO3 | INFO0 |

## Event:



| Activate request, <br> receiving any signal <br> receiving INFO 0 | - | \| | F5 | \| | $\mid$ | - | $\mid$ | - |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \| |  | F4 | $\mid$ | $\mid$ | - | $\mid$ | - |  |


| Expiry T3 (Note 5) | - | $/$ | - | F3 | F3 | F3 | - | - |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |


| Receiving INFO 0 | - | F3 | - | - | - | F3 | F3 | F3 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Receiving any signal <br> (Note 2) | - | - | - | F5 | - | $/$ | $/$ | - |
| Receiving INFO 2 <br> (Note 3) | - | F6 | F6 | F6 | F6 | - | F6 | F6 |
| Receiving INFO 4 <br> (Note 3) | - | F7 | F7 | F7 | F7 | F7 | - | F7 |
| Lost framing (Note 4) | - | $/$ | $/$ | $/$ | $/$ | F8 | F8 | - |

## Legend:

- No state change
/ Impossible situation
| Impossible by the definition of the layer 1 service


## Notes:

Note 1: After reset the state machine is fixed to F 0 .
Note 2: This event reflects the case where a signal is received and the TE has not (yet) determined wether it is INFO 2 or INFO 4.
Note 3: Bit- and frame-synchronisation achieved.
Note 4: Loss of Bit- or frame-synchronisation.
Note 5: Timer 3 (T3) is not implemented in the HFC-S active and must be implemented in software.

### 4.2.4 Binary organisation of the frame

The frame structures on the S/T interface are different for each direction of transmission. Both structures are illustrated in figure 22.


Figure 22: Frame structure at reference point $S$ and $T$

## Legend:

| Code | Explanation | Code | Explanation |
| :--- | :--- | :--- | :--- |
| F | Framing bit | N | Bit set to a binary value $N=\bar{F}_{A}$ (NT to TE) |
| L | D.C. balancing bit | B 1 | Bit within B1-channel |
| D | D-channel bit | B 2 | Bit within B2-channel |
| E | D-echo-channel bit | A | Bit used for activation |
| $\mathrm{F}_{A}$ | Auxiliary framing bit | S | S-channel bit |
| M | Multiframing bit |  |  |

Note :
Lines demarcate those parts of the frame that are independently d.c.-balanced.
The $\mathrm{F}_{A}$ bit in the direction TE to NT is used as Q bit in every fifth frame if $\mathrm{S} / \mathrm{Q}$ bit transmission is enabled (see R_ST_CTRL1 register).

The nominal 2 bit offset is as seen from the TE. The offset can be adjusted with the R_ST_CLK_CTRL register in TE mode. The corresponding offset at the NT may be greater due to delay in the interface cable and varies by configuration.

HDLC B-channel data start with the LSB, PCM B-channel data start with the MSB.

### 4.2.5 $\mathrm{S} / \mathrm{T}$ interface circuitry

In order to comply to the physical requirements of ITU-T recommendation I. 430 and considering the national requirements concerning overvoltage protection and electromagnetic compatibility (EMC), the HFC-S active needs some additional circuitry, which are shown in appendix D (see page 162).

A list of suitable $\mathrm{S} / \mathrm{T}$ modules is given in the tables 28 and 29 . Furtheron, an actual list of $\mathrm{S} / \mathrm{T}$ modules is always available on the web site www. CologneChip.com.

Table 28: S/T module part numbers and manufacturers (part 1)

| S/T module part number | Manufacturer |
| :---: | :---: |
| APC 56624-1 <br> APC 40495S (SMD) <br> S-Hybrid modules with receiver and transmitter circuitry included: <br> APC 5568-3V <br> APC $5568-5 \mathrm{~V}$ <br> APC 5568DS-3V <br> APC 5568DS-5V | Advanced Power Components |
| FE 8131-55Z | FEE GmbH |
| transformers: PE-64995 <br>  PE-64999 <br>  PE-65795 (SMD) <br>  PE-65799 (SMD) <br>  PE-68995 <br>  PE-68999 <br>  T5006 (SMD) <br>  T5007 (SMD) <br> S $_{0}$-modules: T5012 <br>  T5034 <br>  T5038 | Pulse Engineering, Inc. |
| transformers: SM TC-9001 <br>  <br>  <br> SM ST-9002 <br> SM ST-16311F <br> So-modules: <br>  SM TC-16311 <br>  SM TC-16311A | Sun Myung |

Table 29: S/T module part numbers and manufacturers (part 2)


### 4.3 PCM highway module

Table 30: Overview of the HFC-S active PCM highway pins (primary function for pins marked with *)

| Number | Name | Description | Number | Name | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 93 | SDIO | serial data input for PCM highway 1 | 101* | SDI1 | serial data input for PCM highway 2 |
| 94 | SDO0 | serial data output for PCM highway 1 | 102* | SDO1 | serial data output for PCM highway 2 |
| 95 96 | BCLKO FSCO | bit clock for PCM highway 1 | 103* | BCLK1 | bit clock for PCM highway 2 |
| 96 97 | FSC0 PFS3 | frame sync signal for PCM highway 1 <br> peripheral frame sync signal | 104* | FSC1 | frame sync signal for PCM highway 2 |
| 98 | PFS2 | peripheral frame sync signal | 105* | SDI2 | serial data input for PCM highway 3 |
| 100 | $\begin{aligned} & \text { PFS1 } \\ & \text { PFS0 } \end{aligned}$ | peripheral frame sync signal peripheral frame sync signal | 106* | SDO2 | serial data output for PCM highway 3 |
|  |  |  | 109* | BCLK2 | bit clock for PCM highway 2 |
|  |  |  | 110* | FSC2 | frame sync signal for PCM highway 3 |

Table 31: Overview of the HFC-S active PCM highway registers (*: The bit V_CODEC_ST is part of the Switching Unit, see section 4.4)

| Address | Name | Page | Address | Name | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0x000B0000 | R_HW1_TX_NEXT | 103 | 0x000B01A0 | R_HW3_RX_CUR | 107 |
| 0x000B0020 | R_HW1_RX_LAST | 103 | 0x000B01F4 | R_PFSO_CFG | 108 |
| 0x000B0040 | R_HW2_TX_NEXT | 104 | 0x000B01F6 | R_PFS1_CFG | 108 |
| 0x000B0060 | R_HW2_RX_LAST | 104 | 0x000B01F8 | R_PFS2_CFG | 109 |
| 0x000B0080 | R_HW3_TX_NEXT | 104 | 0x000B01FA | R_PFS3_CFG | 109 |
| 0x000B00A0 | R_HW3_RX_LAST | 105 | 0x000B0200 | R_PCM_CFG* | 110 |
| 0x000B0100 | R_HW1_TX_CUR | 105 | 0x000B0204 | R_HW1_CTRL | 111 |
| 0x000B0120 | R_HW1_RX_CUR | 105 | 0x000B0208 | R_HW2_CTRL | 113 |
| 0x000B0140 | R_HW2_TX_CUR | 106 | 0x000B020C | R_HW3_CTRL | 115 |
| 0x000B0160 | R_HW2_RX_CUR | 106 | 0x000B0210 | R_HW_SL_CNT | 116 |
| 0x000B0180 | R_HW3_TX_CUR | 106 |  |  |  |

### 4.3.1 Overview

The PCM highway module provides three PCM highway interfaces with a data rate of up to $2.048 \mathrm{Mbit} / \mathrm{s}$ each. This allows the connection with external PCM or IOM-2 compatible devices (see table 32 for name mapping) or to cascade the HFC-S active for advanced applications. The data stream of the

Table 32: Name mapping between HFC-S active PCM interface pins and the corresponding IOM-2 abbreviations ( $D C L=$ data clock, $F S C=$ frame synchronization clock, $D D=$ data downstream, $D U=$ data upstream)

| HFC-S active <br> name | IOM-2 <br> name | Description |
| :---: | :---: | :--- |
| BCLKx | DCL | Bus clock output |
| FSCx | FSC | Frame clock output (always 8 kHz) |
| SDOx | DD | Data output |
| SDIx | DU | Data input |

PCM highway interface is divided into 32 time slots (channels). Each time slot can receive and transmit 1 byte per FSC pulse ( $125 \mu \mathrm{~s}$ ). Only with the maximum PCM data rate it is possible to use all 32 time slots. With lower data rates, the number of available time slots is reduces accordingly.

The three interfaces receive the bit and frame clock signals from the internal FSC-PLL of the HFC-S active, so that the PCM highways always work synchronously to the $\mathrm{S} / \mathrm{T}$ module and the CODEC module. The following parameters of the PCM highways are programmable to allow a flexible operation:

- Bit rate 256 kbit/s ... 2.048 Mbit/s
- Used time slots for transmission
- Single or double clocking
- Phase position and pulse length of the frame synchronization signals PFS0

PFS3

- Open drain output for 5 V compatibility ${ }^{6}$
- The characteristic of turn around cycles

The three PCM highways can be controlled completely independent, so every parameter can be set for each PCM highway individually.

The standard mode of the PCM highway interface is usually the master mode. In master mode, bit clocks (pins BCLK0, BCLK1 and BCLK2) and the frame synchronization signals (FSC0, FSC1 and FSC2) are driven by the HFC-S active. In slave mode the FSC and BCLK signals are driven by an external device (e.g. an other HFC-S active in master mode). Due to the possibility to configure each PCM highway individually to master or slave mode, it is possible to build cascaded networks with HFC-S active chips. By the means of high level protocols it is possible to build ISDN networks with arbitrary complexity and topology.

If a highway is not used its SDI pin must have a defined potential. Highway 3 shares its pins with the internal UART, so only one of these interfaces can be used at a time.

### 4.3.2 Switching buffer mechanism

The data transfer between the PCM highways and the $\mathrm{ARM} 7^{T M} \mathrm{CPU}$ is carried out via a switching buffer mechanism. Figure 23 illustrates the scheme of the PCM data flow.
${ }^{6}$... via external pull-up resistor to a 5 V source. In this case the pin SDO0 (resp. SDO1, SDO2) have to be switched to high-Z. This is achieved with the register R_HW1_TS_EN (resp. R_HW2_TS_EN, R_HW3_TS_EN) for each time slot independently. The input ports of the PCM highways are 5 V tolerant.


Figure 23: The scheme of the PCM highway interface

The receive and transmit buffers exist in duplicate each. So the $\mathrm{ARM} 7^{T M}$ CPU can access one buffer pair while the PCM interface operates on the other buffer pair at the same time without the risk of collisions. As an instance of the PCM highway 1, at every FSC pulse ( 8 kHz ) the HFC-S active exchanges the R_HW1_TX_CUR buffer with R_HW1_TX_NEXT buffer (resp. R_HW1_RX_CUR with R_HW1_RX_LAST for receive direction) automatically. So the ARM7 ${ }^{T M}$ CPU can always write to the register R_HW1_TX_NEXT and read from R_HW1_RX_LAST while the PCM highway interface writes to R_HW1_TX_CUR and reads from R_HW1_RX_CUR at the same time.

If required, the switching buffer functionality can be disabled by software. In this case the software must ensure a collision-free data handling as both, the PCM highway and the ARM7 ${ }^{T M}$ CPU, write to R_HW1_TX_CUR and read from R_HW1_RX_CUR.

The PCM highway transmit buffer is implemented as a single port RAM. Therefore three waitstates must be programmed in the corresponding waitstates register at least, to assure a proper data exchange between the CPU and the PCM highway interface. The waitstates must be adjusted to the clock frequency ratio of the CPU and the PCM highway.

### 4.3.3 Time slot configuration

The number of available time slots depends on the selected PCM data rate. This can be cofigured for each PCM interface independentliy, e.g. for the PCM highway 1 with the bitmap $\mathrm{V}_{-}$HW1_BR of the register R_HW1_CTRL. Four data rates are available and the number of time slots is

$$
n=\frac{[\text { datarate }] \mathrm{kBit} / \mathrm{s}}{64 \mathrm{kBit} / \mathrm{s}} .
$$

After HFC-S active reset all time slots are switched off. The time slots can be activated by writing a '1' to the appropriate bit of the registers R_HW1_TS_EN, R_HW2_TS_EN or R_HW1_TS_EN.

Additionally, time slots can be assigned to the $\mathrm{S} / \mathrm{T}$ interface and the CODECs. This functionallity is part of the HFC-S actives Switching Unit (see section 4.4).

### 4.3.4 Peripheral frame synchronization signals

The first PCM highway has four freely programmable peripheral frame synchronization outputs PFS0... PFS3. By the peripheral FSC signals each time slot can be selected for the external peripheral devices (e.g. additional external CODEC). The start position and the length of the PFSC is programmable (see R_PFS0_CFG... R_PFS3_CFG register description).

### 4.3.5 Enabling a PCM highway

Before a PCM highway can be used some initial settings must be done ${ }^{7}$.

1. The system frequency in the interface control register R PCM CFG must be specified.
2. The PCM highway control register read / writeust be configured:

- PCM data rate (bit V_HW1_BR)
- Single- or double-bit clocking on BCLK0 output (bit V_HW1_DCLK)
- Rising or falling edge of transmit and receive date (bits V_HW1_TX_EDGEand V_HW1_RX_EDGE)
- Number of turn around cycles (bitmap V_BCLKO_WAIT), V_SDO_WAITmust be set to ' 1 ' if turn around cycles are greater than zero
- Master or slave mode of the PCM highway (bit V_HW1_MASTER)
- V_HW1_SDO0_EN = '1' if the PCM highway has to run with a permanently data stream on SDO0, with V_HW1_SDO0_EN = '0' certain time slots can be enabled or disabled independently. In this functional setting there are further configuration options, i.e. a switching unit allows to connect the HFC-S active CODESCs und S/T interface to arbitrary time slots (see section 4.4).
- Switching buffer enable or disable (bit V_HW1_BUFF_OFF)

3. The switching buffers must be initialized, i.e. the registers R.HW1_TX_CUR and R_HW1_TX_NEXT should get meaningful contents.
4. For the PCM highway 1 only, the peripheral FSC registers R_PFSO_CFG ... R_PFS3_CFG have to be initialized.
5. The bit clock BCLK0 has to be enabled by setting V_HW1_BCLK_EN = '1'.
6. Finally, V_HW1_FSC0_EN = '1' enables the FSC0 clock signal. After this bit has been set the BCLKO signal is started after the next FSC pulse.

Changes to the system frequency, data rate and bit clock take effect immediately and may not be done while the highway is enabled.

The figures 24 to 26 show some timing examples for different highway settings which are listed in table 33.

[^5]Table 33: Configuration settings for the timing examples in figures 24 to 26

| Figure | V_HW1_DCLK | V_HW1_TX_EDGE | V_HW1_RX_EDGE | V_SD0_WAIT | V_BCLK0_WAIT |
| :---: | :--- | :--- | :--- | :--- | :--- |
| 24 | '0' (single) | '0' (rising edge) | '0' (falling edge) | '1' (enable) | '001' (1 wait cycle) |
| 25 | '0' (single) | '0' (rising edge) | '1' (rising edge) | '1' (enable) | '011' (3 wait cycles) |
| 26 | '1' (double) | '1' (falling edge) | '1' (rising edge) | '0' (disable) | 'xxx' (no wait cycles) |



TS = Timeslot

Figure 24: PCM timing with the configuration shown in table 33 (1st line)

$\mathrm{TS}=$ Timeslot

Figure 25: PCM timing with the configuration shown in table 33 (2nd line)


Figure 26: PCM timing with the configuration shown in table 33 (3rd line)

## Note :

Exemplary for the PCM highway 1, the bit clock BCLKO is required for the data transfer and must be enabled first. If both V_HW1_BCLKEN and V_HW1_FSC0_EN of the register R_HW1_CTRL are set at the same time, the operation is as follows:

1. After the 1 st FSC pulse the bit clock $\mathrm{BCLKO}(\ldots \mathrm{BCLK} 2)$ will be enabled.
2. After the 2nd FSC pulse also the data transfer on the highway will be enabled.
(This note is valid for the other two PCM highways in the same way.)

### 4.3.6 Disabling a PCM highway

To ensure a proper data transfer halt, the PCM highway should be disabled in two steps (described for PCM highway 1, also valid for the other two PCM highways):

1. Setting V_HW1_FSC0_EN = 0 the data transfer will be disabled after the next FSC pulse. The bit clock BCLK0 will remain available.
2. Setting V_HW1_BCLK_EN $=0$ the bit clock BCLK0 will be stopped immediately.

If the first point is not executed before the second one, the data transmisson may be stopped right in the middle of a byte!

### 4.3.7 Register description

## R_HW1_TX_NEXT (read/write) 0x000B0000

Base address of the PCM Highway 1 next send register
The send buffer operates as a switching buffer. So the CPU can write to the next transmit buffer and the hardware can send the current data without any collisions. At every FSC pulse ( 8 kHz ) the HFC-S active changes the R_HW1_TX_NEXT buffer to R_HW1_TX_CUR buffer automatically. If required, the switching buffer functionality can be disabled by software.

The PCM highway transmit buffer is implemented as a single port RAM. Therefore three waitstates must be programmed in the corresponding waitstates register at least, to assure a proper data exchange between the CPU and the PCM highway interface. The waitstates must be adjusted to the clock frequency ratio of the CPU and the PCM highway.

The transmit buffer RAM supports 8 / 16/32 bit access.

| Bits | Reset <br> Value | Name | Description |
| :--- | :--- | :--- | :--- |
| $31 . .0$ | 0 | V_HW1_TX_NEXT | the access to address 0x000B0000 $+n \cdot 4$ selects <br> the time slots $T S[n \cdot 4] \ldots T S[n \cdot 4+3]$ in byte <br> $0 \ldots$ byte $3(n=0 \ldots 7)$ |




R_HW3_TX_NEXT (read/write) 0x000B0080

Base address of the PCM Highway 3 next send register
The send buffer operates as a switching buffer. So the CPU can write to the next transmit buffer and the hardware can send the current data without any collisions. At every FSC pulse ( 8 kHz ) the HFC-S active changes the R_HW3_TX_NEXT buffer to R_HW3_TX_CUR buffer automatically. If required the switching buffer functionality can be disabled by software.

| Bits | Reset <br> Value | Name | Description |
| :---: | :--- | :--- | :--- |
| $31 . .0$ | 0 | V_HW3_TX_NEXT | the access to address 0x000B0080 $+n \cdot 4$ selects <br> the time slots $T S[n \cdot 4] \ldots T S[n \cdot 4+3]$ in byte <br> $0 \ldots$ byte $3(n=0 \ldots 7)$ |


| R_HW3_RX_LAST |  |  |  |
| :--- | :--- | :--- | :--- |
| Base address of the PCM Highway 3 last receive register. |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $31 . .0$ | 0 | V_HW3_RX_LAST | the access to address 0x000B00A0 <br> the time slots $T S[n \cdot 4] \ldots$ <br> $0 \ldots$ byte $3(n=0 \ldots 7)$ |

R_HW1_TX_CUR (read/write) 0x000B0100

Base address of the PCM highway 1 current send register. The hardware prevent the collision automatically. By writing to this register the software has to take care of the consistence of the data. This register must be used, if the switching buffer is disabled.

| Bits | Reset <br> Value | Name | Description |
| :--- | :--- | :--- | :--- |
| $31 . .0$ | 0 | V_HW1_TX_CUR | the access to address 0x000B0100 $+n \cdot 4$ selects <br> the time slots $T S[n \cdot 4] \ldots T S[n \cdot 4+3]$ in byte <br> $0 \ldots$ byte $3(n=0 \ldots 7)$ |


| R_HW1_RX_CUR (read/write)  <br> Base address of the PCM highway 1 current receive register. The hardware prevent the collision <br> automatically. By writing to this register the software has to take care of the consistence of the <br> data. This register must be used, if the switching buffer is disabled.   <br> Bits Reset <br> Value Name <br> $31 . .0$ 0 V_HW1_RX_CURDescription |
| :--- |


| R_HW2_TX_CUR (read/write)  <br> Base address of the PCM highway 2 current send register. The hardware prevent the collision <br> automatically. By writing to this register the software has to take care of the consistence of the <br> data. This register must be used, if the switching buffer is disabled.   <br> Bits Reset <br> Value Name <br> $31 . .0$ 0 V_HW2_TX_CURDescription |
| :--- |


| R_HW2_RX_CUR   <br> Base address of the PCM highway 2 current receive register. The hardware prevent the collision <br> automatically. By writing to this register the software has to take care of the consistence of the <br> data. This register must be used, if the switching buffer is disabled.   <br> Bits Reset <br> Value Name <br> $31 . .0$ 0 V_HW2_RX_CURDescription |
| :--- |

R_HW3_TX_CUR (read/write) 0x000B0180

Base address of the PCM highway 3 current send register. The hardware prevent the collision automatically. By writing to this register the software has to take care of the consistence of the data. This register must be used, if the switching buffer is disabled.

| Bits | Reset <br> Value | Name | Description |
| :--- | :--- | :--- | :--- |
| $31 . .0$ | 0 | V_HW3_TX_CUR | the access to address 0x000B0180 $+n \cdot 4$ selects <br> the time slots $T S[n \cdot 4] \ldots T S[n \cdot 4+3]$ in byte <br> $0 \ldots$ byte $3(n=0 \ldots 7)$ |

## R_HW3_RX_CUR (read/write) 0x000B01A0

Base address of the PCM highway 3 current receive register. The hardware prevent the collision automatically. By writing to this register the software has to take care of the consistence of the data. This register must be used, if the switching buffer is disabled.

| Bits | Reset <br> Value | Name | Description |
| :--- | :--- | :--- | :--- |
| $31 . .0$ | 0 | V_HW3_RX_CUR | the access to address 0x000B01A0 $+n \cdot 4$ selects <br> the time slots $T S[n \cdot 4] \ldots T S[n \cdot 4+3]$ in byte <br> $0 \ldots$ byte $3(n=0 \ldots 7)$ |


| R_HW1_TS_EN |  |  | (read/write) | 0x000B01E8 |
| :---: | :---: | :---: | :---: | :---: |
| Time slot enable register <br> The bit number is equal to the timslot number. $\begin{aligned} & \prime 0 \text { ' }=\text { port SDO is high-Z } \\ & \hline 1 \text { ' }=\text { time slot is active } \end{aligned}$ |  |  |  |  |
|  |  |  |  |  |
| Bits | Reset <br> Value | Name | Description |  |
| 31.0 | 0x0000 | O00-HW1_TS_EN | enable registe transmission | lots for |


| R_HW2_TS_EN |  |  |
| :--- | :--- | :--- |
| Time slot enable register |  |  |
| The bit number is equal to the timslot number. |  |  |
| '0' $=$ port SDO is high-Z <br> '1' $=$ time slot is active |  |  |
| Bits | Reset <br> Value | Name |
| $31 . .0$ | 0x0000000001W2_TS_EN | Description |


| R_HW3_TS_EN | (read/write) |  |
| :--- | :--- | :--- |
| Time slot enable register <br> The bit number is equal to the timslot number. <br> '0' = port SDO is high-Z <br> '1' = time slot is active |  |  |
| Bits | Reset <br> Value | Name |
| $31 . .0$ | 0x00000000HW3_TS_EN | Description |


| R_PFSO_CFG |  |  | (read/write) |
| :--- | :--- | :--- | :--- |
| Control register for the frame synchronization signal on PFS0 port |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $8 . .0$ | 0 | V_PFSO_START | defines the start position of the PFS0 signal <br> Note: The value refers to the number of clock <br> cycles of the BCLK signal. |
| $15 . .9$ | 0 | V_PFS0_LEN | defines the length of the PFS0 signal <br> Note: The value refers to the number of clock <br> cycles of the BCLK signal. |


| R_PFS1_CFG |  | (read/write) |  |
| :--- | :--- | :--- | :--- |
| Control register for the frame synchronization signal on PFS1 port |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $8 . .0$ | 0 | V_PFS1_START | defines the start position of the PFS1 signal <br> Note: The value refers to the number of clock <br> cycles of the BCLK signal. |
| $15 . .9$ | 0 | V_PFS1_LEN | defines the length of the PFS1 signal <br> Note: The value refers to the number of clock <br> cycles of the BCLK signal. |


| R_PFS2_CFG |  | (read/write) | 0x000B01F8 |
| :--- | :--- | :--- | :--- |
| Control register for the frame synchronization signal on PFS2 port |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $8 . .0$ | 0 | V_PFS2_START | defines the start position of the PFS2 signal <br> Note: The value refers to the number of clock <br> cycles of the BCLK signal. |
| $15 . .9$ | 0 | V_PFS2_LEN | defines the length of the PFS2 signal <br> Note: The value refers to the number of clock <br> cycles of the BCLK signal. |


| R_PFS3_CFG |  | (read/write) | 0x000B01FA |
| :--- | :--- | :--- | :--- |
| Control register for the frame synchronization signal on PFS3 port |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| 8.0 | 0 | V_PFS3_START | defines the start position of the PF3 signal <br> Note: The value refers to the number of clock <br> cycles of the BCLK signal. |
| $15 . .9$ | 0 | V_PFS3_LEN | defines the length of the PFS3 signal <br> Note: The value refers to the number of clock <br> cycles of the BCLK signal. |


| R_PC | CFG | (read/write) |  |
| :---: | :---: | :---: | :---: |
| Control register for PCM highway interface configuration. |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $2 . .0$ | 0 | V_PCM_CLK | defines the operating frequency of the PCM highway interfaces <br> Coding: <br> '000' 12.288 MHz <br> '001' 24.576 MHz <br> '010' 36.864 MHz <br> '100' 61.440 MHz <br> Note: The PCM highway interface gets the external ( 12.288 MHz ) system clock always. At <br> 12.288 MHz system frequency these bits should be left on zero. |
| 3 | 0 | V_CODEC_ST | enables the coupling between $\mathrm{S} / \mathrm{T}$ and CODECs $\begin{aligned} & \text { '0' }=\text { disable } \\ & \prime 1 \text { = enable } \end{aligned}$ |
| $7 . .4$ |  | (reserved) |  |



| Bits | Reset <br> Value | Name | Description |
| :--- | :--- | :--- | :--- |
| 14 | 0 | V_HW1_BUFF_OFF | disables the switching buffer for the PCM Highway <br> 1 <br> $\prime 1^{\prime}=$ off <br> $\prime \prime$ |
| 15 |  | (reserved) |  |


| R_HW | CTRL | (read/write) |  |
| :---: | :---: | :---: | :---: |
| Control register for PCM Highway 2 |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| 0 | 0 | V_HW2_BCLK_EN | enables the clock signal on BCLK1 (bit clock) port $\begin{aligned} & \prime 0 '=\text { off } \\ & \prime 1 \text { ' }=\text { on } \end{aligned}$ |
| 1 | 0 | V_HW2_FSC1_EN | enables the frame synchronization signal on FSC1 <br> port <br> ' 0 ' = off <br> ' 1 ' = on |
| 2 | 0 | V_HW2_EN | enables the switching unit for the PCM Highway 2 $\begin{aligned} & \prime 0 \text { ' }=\text { off } \\ & \prime 1 \text { = on } \\ & \hline \end{aligned}$ |
| 4.3 | 0 | V_HW2_BR | defines the transmission rate on the PCM Highway <br> 2 Coding: <br> '00' $2048 \mathrm{kBit} / \mathrm{s}$ <br> '01' $768 \mathrm{kBit} / \mathrm{s}$ <br> '10' $512 \mathrm{kBit} / \mathrm{s}$ <br> '11' $256 \mathrm{kBit} / \mathrm{s}$ |
| 5 | 0 | V_HW2_DCLK | enables the double clocking mode on PCM <br> Highway 2 <br> '0' = single clock <br> ' 1 ' = double clock |
| 6 | 0 | V_HW2_TX_EDGE | defines the output edge of sending data '0' = rising edge <br> ' 1 ' = falling edge |
| 7 | 0 | V_HW2_RX_EDGE | defines the sampling edge of receiving data $\begin{aligned} & \prime 0 '=\text { falling edge } \\ & \prime 1 '=\text { rising edge } \\ & \hline \end{aligned}$ |
| 8 | 0 | V_SD1_WAIT | enables turn around cycles (wait cycles between FSC and first data bit) on SDO1 port $\begin{aligned} & \text { '0' }=\text { disable } \\ & \prime 1 \text { ' }=\text { enable } \end{aligned}$ |
| $11 . .9$ | 0 | V_BCLK1_WAIT | defines the number of turn around cycles in BCCK1 clock units (' 000 ' $=0$ and so on) |
| 12 | 0 | V_HW2_MASTER | Defines the mode for PCM Highway 2. In slave mode the port FSC1 and BCK1 are not driven by the HFC-S active (high-Z). $\begin{aligned} & \text { '0' }=\text { slave } \\ & \prime 1 \text { = master } \end{aligned}$ |
| 13 | 0 | V_HW2_SDO1_EN | Enables permanently the SDO1 Port of the PCM Highway 2. If enabled, the entry in the R_HW2_TS_EN has no influence. $\begin{aligned} & \text { '0' }=\text { disable } \\ & \prime 1 \text { ' }=\text { enable } \end{aligned}$ |


| Bits | Reset <br> Value | Name | Description |
| :--- | :--- | :--- | :--- |
| 14 | 0 | V_HW2_BUFF_OFF | disables the switching buffer for the PCM Highway <br> 2 <br> $'^{\prime}=$ off <br> $\prime \prime$ |
|  |  |  |  |
| 15 |  | (reserved) |  |



| Bits | Reset <br> Value | Name | Description |
| :--- | :--- | :--- | :--- |
| 14 | 0 | V_HW3_BUFF_OFF | disables the switching buffer for the PCM Highway <br> 3 <br> $' 1 '=$ off <br> $\prime \prime$ |
| 15 |  | (reserved) |  |


| R_HW_SL_CNT |  |  |  |
| :--- | :--- | :--- | :--- |
| Slot count register for the PCM highways |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $4 . .0$ |  | V_HW1_SL | Number of the current time slot of highway 1 |
| 5 |  | V_HW1_BUFF | buffer position of highway 1 switching buffer |
| $7 . .6$ |  | (reserved) |  |
| $12 . .8$ |  | V_HW2_SL | Number of the current time slot of highway 2 |
| 13 |  | V_HW2_BUFF | buffer position of highway 2 switching buffer |
| $15 . .14$ |  | (reserved) |  |
| $20 . .16$ |  | V_HW3_SL | Number of the current time slot of highway 3 |
| 21 |  | V_HW3_BUFF | buffer position of highway 3 switching buffer |
| 31.22 |  | (reserved) |  |

### 4.4 Switching unit

Table 34: Overview of the HFC-S active switching unit registers

| Address | Name | Page | Address | Name | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0x000B00C0 | R_HW1_IDX | 120 | 0x000B01E4 | R_ST_IDX | 121 |
| 0x000B00E0 | R_HW2_IDX | 120 | 0x000B01E8 | R_HW1_TS_EN | 107 |
| 0x000B01C0 | R_HW3_IDX | 120 | 0x000B01EC | R_HW2_TS_EN | 107 |
| 0x000B01E0 | R_CODEC_IDX | 121 | 0x000B01F0 | R_HW3_TS_EN | 108 |

The switching unit is a data distribution modul which can connect the PCM highways, the S/T interface and the CODEC module directly without keeping the ARM7 ${ }^{T M}$ CPU busy. An overview of the data distribution is shown in figure 27. Alternative data streams can be processed via the CPU.


Figure 27: Data distribution in the HFC-S active system

### 4.4.1 Source index registers

The data coupling can be established between the 32 PCM time slots of each highway, the two CODECs (in compressed or linear data mode, one or two bytes each) and the B1- and B2-channels of the S/T interface. So there are $3 \times 32+2 \times 2+2=102$ data sources as listes in table 35 . Each data source is implemented as an index register. Table 35 shows base addresses and index values for 32 bit (resp. 16 bit for the S/T interface) accesses. Alternatively, all registers can be accessed by word and byte access, e.g. address 0x000B00D1 to access time slot 17 of PCM highway 1.

### 4.4.2 Destination codes

For each data source the destination must be specified. The destination code is a 8 bit value. Table 36 shows all defined values. These have to be written into the data source index registers.

Table 35: Source registers of the switching unit (TS = time slot, high (resp. low) = higher (resp. lower) byte of the CODECs 1 and 2)

| Data source | Source index register (base address + index) | Byte 3 | Byte 2 | Byte 1 | Byte 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 32 time slots of PCM highway 1 | R_HW1」IDX |  |  |  |  |
|  | 0x000B00C0 $+0 \times 00$ | TS 3 | TS 2 | TS 1 | TS 0 |
|  | + $0 \times 04$ | TS 7 | TS 6 | TS 5 | TS 4 |
|  | + 0x08 | TS 11 | TS 10 | TS 9 | TS 8 |
|  | $+0 \times 0 \mathrm{C}$ | TS 15 | TS 14 | TS 13 | TS 12 |
|  | $+0 \times 10$ | TS 19 | TS 18 | TS 17 | TS 16 |
|  | $+0 \times 14$ | TS 23 | TS 22 | TS 21 | TS 20 |
|  | + 0x18 | TS 25 | TS 24 | TS 23 | TS 24 |
|  | $+0 \times 1 \mathrm{C}$ | TS 31 | TS 30 | TS 29 | TS 28 |
| 32 time slots of PCM highway 2 | R_HW2_IDX |  |  |  |  |
|  | 0x000B00E0 $+0 \times 00$ | TS 3 | TS 2 | TS 1 | TS 0 |
|  | $+0 \times 04$ | TS 7 | TS 6 | TS 5 | TS 4 |
|  | $+0 \times 08$ | TS 11 | TS 10 | TS 9 | TS 8 |
|  | $+0 \times 0 \mathrm{C}$ | TS 15 | TS 14 | TS 13 | TS 12 |
|  | $+0 \times 10$ | TS 19 | TS 18 | TS 17 | TS 16 |
|  | $+0 \times 14$ | TS 23 | TS 22 | TS 21 | TS 20 |
|  | + 0x18 | TS 25 | TS 24 | TS 23 | TS 24 |
|  | $+0 \times 1 \mathrm{C}$ | TS 31 | TS 30 | TS 29 | TS 28 |
| 32 time slots of PCM highway 3 | R_HW3_IDX |  |  |  |  |
|  | 0x000B01C0 $+0 \times 00$ | TS 3 | TS 2 | TS 1 | TS 0 |
|  | $+0 \times 04$ | TS 7 | TS 6 | TS 5 | TS 4 |
|  | + 0x08 | TS 11 | TS 10 | TS 9 | TS 8 |
|  | $+0 \times 0 \mathrm{C}$ | TS 15 | TS 14 | TS 13 | TS 12 |
|  | $+0 \times 10$ | TS 19 | TS 18 | TS 17 | TS 16 |
|  | $+0 \times 14$ | TS 23 | TS 22 | TS 21 | TS 20 |
|  | + 0x18 | TS 25 | TS 24 | TS 23 | TS 24 |
|  | $+0 \times 1 \mathrm{C}$ | TS 31 | TS 30 | TS 29 | TS 28 |
| CODEC | R_CODEC_IDX |  |  |  |  |
|  | 0x000B01E0 | high 2 | low 2 | high 1 | low 1 |
| S/T interface | R_ST_IDX |  |  |  |  |
|  | 0x000B01E4 | - | - | B2 | B1 |

Table 36: Destination codes of the switching unit (TS = time slot, high (resp. low) = higher (resp. lower) byte of the CODECs 1 and 2)

| HFC-S active module | Data destination | Destination code |
| :--- | :--- | :--- |
| PCM highway 1 | 32 time slots $(n=0 \ldots 31)$ | $0 \times 00+n \quad($ range 0×00 $\ldots 0 \times 1 \mathrm{~F})$ |
| PCM highway 2 | 32 time slots $(n=0 \ldots 31)$ | $0 \times 20+n \quad($ range $0 \times 20 \ldots 0 \times 3 F)$ |
| PCM highway 3 | 32 time slots $(n=0 \ldots 31)$ | $0 \times 40+n \quad$ (range 0x40 $\ldots 0 \times 5 \mathrm{~F})$ |
| CODEC 1 | low 1 | $0 \times 60$ |
|  | high 1 | $0 \times 61$ |
| CODEC 2 | low 2 | $0 \times 62$ |
|  | high 2 | $0 \times 63$ |
| S/T interface | B1 | $0 \times 64$ |
|  | B2 | $0 \times 65$ |
| - | 'disable code' | $0 \times 80$ |

### 4.4.3 Register description

| R_HW1_IDX |  |  |  |
| :--- | :--- | :--- | :--- |
| Base address of the index register for the PCM highway 1. |  |  |  |
| The values written to this 32 byte register define the destination for the PCM data of each time <br> slot. |  |  |  |
| Bits | Reset <br> Value | Name |  |
| $31 . .0$ | 0 | V_HW1_IDX | Description |

Note: Values to be written into this register are shown in table 36

| R_HW2_IDX |  |  |  |
| :--- | :--- | :--- | :--- |
| Base address of the index register for the PCM highway 2. |  |  |  |
| The values written to this 32 byte register define the destination for the PCM data of each time <br> slot. |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $31 . .0$ | 0 | V_HW2_IDX | the access to address 0x000B00E0 <br> the time slots $T S[n \cdot 4] \ldots T S[n \cdot 4+3]$ in byte <br> $0 \ldots$ byte $3(n=0 \ldots 7)$ |

Note: Values to be written into this register are shown in table 36

| R_HW3_IDX |  |  |  |
| :--- | :--- | :--- | :--- |
| (read / write) |  |  |  |
| Base address of the index register for the PCM highway 3. |  |  |  |
| The values written to this 32 byte register define the destination for the PCM data of each time |  |  |  |
| slot. |  |  |  |
| Bits | Reset <br> Value | Name |  |
| $31 . .0$ | 0 | V_HW3_IDX | Description |

Note: Values to be written into this register are shown in table 36

| R_CODEC_IDX |  |  |  |
| :---: | :--- | :--- | :--- |
| Index register of the CODECs |  | write) |  |
| Bits | Reset <br> Value | Name | Description |
| $7 . .0$ | 0 | V_CODEC1L | Lower byte for data coupling between CODEC and <br> time slots of the PCM highways. The lower byte of <br> the CODEC is used for the $\mu$-law or $a$-law mode of <br> the CODEC. In linear mode two time slots have to <br> be used for 14 bit CODEC data (lower byte, higher <br> byte). |
| $15 . .8$ | 0 | V_CODEC1H | higher byte for data coupling between CODEC and <br> time slots of the PCM highways |
| $23 . .16$ | 0 | V_CODEC2L | lower byte for data coupling between CODEC and <br> time slots of the PCM highways. The lower byte of <br> the CODEC is used for the $\mu$-law or $a$-law mode of <br> the CODEC. In linear mode two time slots have to <br> be used for 14 bit CODEC data (lower byte, higher <br> byte). |
| $31 . .24$ | 0 | V_CODEC2H | higher byte for data coupling between CODEC and <br> time slots of the PCM highways |

R_ST_IDX (read/write) 0x000B01E4

Index register for the B1- and B2-channels of the S/T interface

| Bits | Reset <br> Value | Name | Description |
| :--- | :--- | :--- | :--- |
| $7 . .0$ | 0 | V_ST_B1 | coupling between B1-channel and time slots of the <br> PCM highways |
| $15 . .8$ | 0 | V_ST_B2 | coupling between B2-channel and time slots of the <br> PCM highways |

### 4.5 CODEC module

### 4.5.1 Functional description

The HFC-S active has two sigma delta audio CODECs for speech and telephony applications.
Each CODEC contains both digital IIR /FIR filters and smoothing filters. The normal input and output channels have $\mu$-/a-law format with 38 dB signal-to-noise distortion ratio. The digital data format for input and output data of this device can be 8 bit companded data (a-law, $\mu$-law) or 14 bit linear data which can be easily selected by the CODEC control register.

An on-chip voltage reference circuit is included to allow single supply operation.

### 4.5.2 Register description

| R_CODEC_TX |  |  |  |
| :--- | :--- | :--- | :--- |
| Codec transmit register |  |  |  |
| Bits | Reset <br> Value | Name | Descrite) |
| $13 . .0$ | 0 | V_CODEC1_TX | data for CODEC 1 <br> If companded data (a-law/ $\mu$-law) is selected, only <br> bits $7 \ldots 0$ are used. |
| $15 . .14$ | 0 | (reserved) |  |
| $29 . .16$ | 0 | V_CODEC2_TX | data for CODEC 2 <br> If companded data (a-law/ $\mu$-law) is selected, only <br> bits 7 $\ldots 0$ a are used. |
| $31 . .30$ | 0 | (reserved) |  |

R_CODEC_RX (read only) 0x000D0004

Codec linear mode receive register

| Bits | Reset <br> Value | Name | Description |
| :--- | :--- | :--- | :--- |
| $13 . .0$ | 0 | V_CODEC1_RX | data from CODEC 1 <br> (valid in linear mode only) |
| $15 . .14$ |  | (reserved) | reserved |
| $29 . .16$ | 0 | V_CODEC2_RX | data from CODEC 2 <br> (valid in linear mode only) |
| $31 . .30$ |  | (reserved) | reserved |


| R_CODEC_RX8 |  |  |  |
| :--- | :--- | :--- | :--- |
| (read only) |  |  |  |
| Codec compand mode receive register |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $7 . .0$ | 0 | V_CODEC1_RX8 | data from CODEC 1 <br> (valid in compand mode only) |
| $15 . .8$ |  | (reserved) |  |
| $23 . .16$ | 0 | V_CODEC2_RX8 | data from CODEC 2 <br> (valid in compand mode only) |
| $31 . .24$ |  | (reserved) | reserved |


| R_CO | C_CTR | (read/write) |  |
| :---: | :---: | :---: | :---: |
| Codec control register |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| 0 | 0 | V_CODEC1_TX_LIN | select CODEC 1 transmit mode <br> ' 0 ' $=8$ bit companded <br> ' 1 ' = 14 bit linear |
| 1 | 0 | V_CODEC2_TX_LIN | select CODEC 2 transmit mode <br> ' 0 ' $=8$ bit companded <br> ' 1 ' = 14 bit linear |
| 2 | 0 | V_CODEC1_RX_LIN | select CODEC 1 receive mode <br> ' 0 ' $=8$ bit companded <br> ' 1 ' = 14 bit linear |
| 3 | 0 | V_CODEC2_RX_LIN | select CODEC 2 receive mode <br> ' 0 ' $=8$ bit companded <br> ' 1 ' = 14 bit linear |
| 4 | 0 | V_PCM_CODEC1 | use data from PCM highway as transmit data for CODEC 1 <br> ' 0 ' = data from registers <br> '1' = data from PCM highway |
| 5 | 0 | V_PCM_CODEC2 | use data from PCM highway as transmit data for CODEC 2 <br> ' 0 ' = data from registers <br> '1' = data from PCM highway |
| 6 | 0 | V_CODEC1_CODEC2 | use receive data from CODEC 1 as transmit data for CODEC 2 <br> ' 0 ' = inactive <br> '1' = active |
| 7 | 0 | V_CODEC2_CODEC1 | use receive data from CODEC 2 as transmit data for CODEC 1. $\text { ' } 0 \text { ' = inactive }$ '1' = active |
| 8 | 0 | V_CODEC1_MUTE | $\begin{aligned} & \text { Codec } 1 \text { analog mute } \\ & \prime 1=\text { mute } \\ & 0 '=\text { normal operation } \end{aligned}$ |
| 9 | 0 | V_CODEC2_MUTE | $\begin{aligned} & \text { Codec } 2 \text { analog mute } \\ & \prime 1=\text { mute } \\ & 0^{\prime}=\text { normal operation } \end{aligned}$ |
| 10 | 0 | V_CODEC1_LOOP | $\begin{aligned} & \text { Codec } 1 \text { analog loopback } \\ & \prime 1 '=\text { loopback } \\ & \prime 0 '=\text { normal operation } \end{aligned}$ |
| 11 | 0 | V_CODEC2_LOOP | $\begin{aligned} & \text { Codec } 2 \text { analog loopback } \\ & \text { '1' = loopback } \\ & \hline 0 '=\text { normal operation } \end{aligned}$ |
| 12 | 0 | V_CODEC1_ADC_OFF | Codec 1 ADC power down <br> ' 1 ' = power down <br> ' 0 ' = normal operation |


| Bits | Reset <br> Value | Name | Description |
| :---: | :---: | :---: | :---: |
| 13 | 0 | V_CODEC2_ADC_OFF | Codec 2 ADC power down <br> ' 1 ' = power down <br> '0' = normal operation |
| 14 | 0 | V_CODEC1_DAC_OFF | Codec 1 DAC power down <br> '1' = power down <br> '0' = normal operation |
| 15 | 0 | V_CODEC2_DAC_OFF | Codec 2 DAC power down <br> '1' = power down <br> ' 0 ' = normal operation |
| 16 | 0 | V_CODEC1_ALAW | Codec 1 a-law/ $\mu$-law select, applies only when 8 bit companded data is selected $\begin{aligned} & \text { '1' }=\mathrm{a} \text {-law } \\ & \text { '0' }=\mu \text {-law } \\ & \hline \end{aligned}$ |
| 17 | 0 | V_CODEC2_ALAW | Codec 2 a-law $/ \mu$-law select, applies only when 8 bit companded data is selected $\begin{aligned} & \text { '1' }=\text { a-law } \\ & \prime 0 \text { = } \mu \text {-law } \end{aligned}$ |
| 25..18 |  | (reserved) | must be set to $0 \times 00$ |
| 26 | 0 | V_CODEC1_RES | controls reset signal of CODEC 1 <br> ' 1 ' = reset <br> ' 0 ' = normal operation |
| 27 | 0 | V_CODEC2_RES | $\begin{aligned} & \text { controls reset signal of CODEC } 2 \\ & \begin{array}{l} 1 ' \end{array}=\text { reset } \\ & 0^{\prime}=\text { normal operation } \end{aligned}$ |
| 28 | 0 | V_CODEC1_INV | invert data bits $6 \ldots 0$ for G .711 conformity in a-law mode, this bit should be set to ' 1 ' in a-law mode, else '0' |
| 29 | 0 | V_CODEC2_INV | invert data bits $6 \ldots 0$ for $G .711$ conformity in a-law mode, this bit should be set to ' 1 ' in a-law mode, else '0' |
| 30 | 0 | V_CODEC1_INV7 | invert data bit 7 for G. 711 conformity in $\mu$-law mode, this bit should be set to ' 1 ' in $\mu$-law mode, else '0' |
| 31 | 0 | V_CODEC2_INV7 | invert data bit 7 for G .711 conformity in $\mu$-law mode, this bit should be set to ' 1 ' in $\mu$-law mode, else ' 0 '. |

## 5 Interfaces

### 5.1 General purpose input and output pins (GPIO)

### 5.1.1 Functional description

The HFC-S active has up to 31 GPIO pins:

- GPIO[15:0] : 16 bidirectional GPIO pins with interrupt capabilities
- GPIO[25:16] : 10 bidirectional GPIO pins
- GPI[0] : 1 GPI pin (input only)
- GPO[3:0] : 4 GPO pins (output only)

19 of these GPIOs are always mapped to package pins. The other 12 GPIOs can be mapped to other function pins when the primary function of those pins is not needed. It is possible to select the function (primary function / GPIO function) for each pin individually.


Figure 28: Simplified representation for the primary GPIO[15:0] functionality
The direction of most GPIOs is individually configurable by the software. Each port of GPIO[15:0] can be used as an input signal for the FSC-PLL synchronization. With these pins it is possible to output some internal signals (like time pulses, PWM pulses, FSC, watchdog pulse) on the GPIO ports. The interrupt capability of the GPIO[15:0] pins is also valid on these pins if the primary function is selected.

The bits of the data out register for GPIO[15:0] are maskable, i.e. that each bit can be set by the software without influence on any other bit. The edge for the GPIO interrupt is programmable for each bit of GPIO[15:0] and each GPIO interrupt can be enabled or disabled.

Table 37: Overview of GPIO functions (DIR = signal direction input/output)

| Pin | Primary function |  | DIR | GPIO function | DIR |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | CARRY1 | (timer 1 carry signal) | O | GPIO0 | I/O |
| 9 | A20 | (external address bus) | O | GPO2 | O |
| 10 | A21 | (external address bus) | O | GPO3 | O |
| 12 | A18 | (external address bus) | O | GPO0 | O |
| 13 | A19 | (external address bus) | O | GPO1 | O |
| 75 |  |  |  | GPI0 | I |
| 86 | CLK_OUT | (system clock $f_{\text {sys }}$ ) | O | GPIO17 | I/O |
| 87 |  |  |  | GPIO16 | I/O |
| 88 | EOFT | (EOFT signal of the S/T interface) | O | GPIO15 | I/O |
| 89 | DK_REP | (DK_REP signal of the S/T interface) | O | GPIO14 | I/O |
| 90 | DK_EN | (DK_EN signal of the S/T interface) | O | GPIO13 | I/O |
| 101 | SDI1 | (serial data input for PCM highway 2) | I | GPIO18 | I/O |
| 102 | SDO1 | (serial data output for PCM highway 2) | O | GPIO19 | I/O |
| 103 | BCLK1 | (bit clock for PCM highway 2) | O | GPIO20 | I/O |
| 104 | FSC1 | (frame sync signal for PCM highway 2) | I/ O | GPIO21 | I/O |
| 105 | SDI2 | (serial data input for PCM highway 3) | I | GPIO22 | I/O |
| 106 | SDO2 | (serial data output for PCM highway 3) | O | GPIO23 | I/O |
| 111 | RXD | (serial receive data (UART)) | I | GPIO24 | I/O |
| 112 | TXD | (serial transmit data (UART)) | O | GPIO25 | I/O |
| 115 | CLK_ST | (S/T clock $f_{\text {ISDN }}$ ) | O | GPIO12 | I/O |
| 116 | CLK_EXT | (clock for external devices $\left(f_{\text {ext }}\right)$ ) | O | GPIO11 | I/O |
| 117 |  | () | O | GPIO10 | I/O |
| 118 | FSC_TE | (FSC_TE signal of the S/T interface) | O | GPIO9 | I/O |
| 119 | WDT | (carry signal of the watchdog timer) | O | GPIO8 | I/O |
| 120 | PFS3 | (peripheral frame sync 3 signal with interrupt capability) | O | GPIO7 | I/O |
| 121 | PFS2 | (peripheral frame sync 2 signal with interrupt capability) | O | GPIO6 | I/O |
| 122 | PSF1 | (peripheral frame sync 1 signal with interrupt capability) | O | GPIO5 | I/O |
| 157 | PFS0 | (peripheral frame sync 0 signal with interrupt capability) | O | GPIO4 | I/O |
| 158 |  | () | O | GPIO3 | I/O |
| 159 | PWM_OUT | (PWM output) | O | GPIO2 | I/O |
| 160 | CARRY2 | (Timer 2 carry signal) | O | GPIO1 | I/O |

### 5.1.2 Register description

| R_GPIO_CFG |  |  |  |
| :---: | :--- | :--- | :--- |
| Configuration register for the primary GPIOs (interrupt and prescaler for FSC source) |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $15 . .0$ | $0 \times 0000$ | V_GPIO_IRQ_EN | interrupt enable register for each GPIO[15:0] pin <br> each bit <br> '1' interrupt enable <br> '0' = interrupt disable |
| $25 . .16$ | $0 \times 000$ | V_FSC_PREDIV | predivider for the external FSC signal of <br> GPIO[15:0] for the FSC-PLL synchronization <br> The external FSC signal can be a multiple of 8 kHz |
| $29 . .26$ | 0 | V_FSC_GPIO_SEL | Selects the GPIO port as source for the FSC <br> synchronization <br> One of 16 ports is selected |
| $31 . .30$ |  | (reserved) |  |



| R_GPIO_OUT |  |  | (read/write) |
| :--- | :--- | :--- | :--- |
| GPIO[15:0] data output register |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $15 . .0$ | $0 \times 0000$ | V_GPIO_OUT | sets the value (level) on each GPIO port. It takes <br> one clock cycle to switch output data to this <br> register. |
| $31 . .16$ | 0xFFFF | V_GPIO_OUTMSK | Sets the mask for the data output value <br> Only a '1' in the mask allows new setting in the <br> V_GPIO_OUT bitmap. |
| 1 ' $=$ on |  |  |  |
| '0' off |  |  |  |


| R_GPIO_IN1 |  |  |  |
| :--- | :--- | :--- | :--- |
| GPIO[15:0] data input register |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $15 . .0$ | $0 \times 0000$ | V_GPIO_IN1 | represents the input status of the GPIO port. |
| $31 . .16$ |  | (reserved) |  |


| R_GPIO_IN2 | (read only) | $0 \times 00080034$ |
| :--- | :--- | :--- |

GPIO[25:16] and GPI[0] data input register

| Bits | Reset <br> Value | Name | Description |
| :--- | :--- | :--- | :--- |
| $9 . .0$ |  | V_GPIO_IN2 | represents the input status of the GPIO[25:16] port. |
| 10 |  | V_GPI_IN | represents the input status of the GPI[0] port. |


| R_GPIO | _CTRL1 | (read/write) |  |
| :---: | :---: | :---: | :---: |
| GPIO[15:0] output enable register and port mapping <br> Setting a bit of bitmap [31:16] disables the corresponding bit in V_GPIO_ DIR ('0' = disable, ' 1 ' = enable) |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| 15..0 | 0x0000 | V_GPIO_DIR | controls the direction for each GPIO <br> ' 1 ' = output '0' = input |
| 16 | 0 | V_GPIOO_TI1 | enables timer 1 carry signal on GPIO 0 |
| 17 | 0 | V_GPIO1_TI2 | enables timer 2 carry signal on GPIO 1 |
| 18 | 0 | V_GPIO2_PWM | enables PWM signal on GPIO 2 |
| 19 | 0 | V_GPIO3_FSC | enables internal FSC signal on GPIO 3 |
| 20 | 0 | V_GPIO4_PFSO | enables internal PFS0 (peripheral frame sync) signal on GPIO 4 |
| 21 | 0 | V_GPIO5_PFS1 | enables internal PFS1 (peripheral frame sync) signal on GPIO 5 |
| 22 | 0 | V_GPIO6_PFS2 | enables internal PFS2 (peripheral frame sync) signal on GPIO 6 |
| 23 | 0 | V_GPIO7_PFS3 | enables internal PFS3 (peripheral frame sync) signal on GPIO 7 |
| 24 | 0 | V_GPIO8_WD | enables watchdog carry signal on GPIO 8 |
| 25 | 0 | V_GPIO9_FSC_ST | enables the FSC_TE (S/T-Interface) signal on GPIO 9 |
| 26 | 0 | V_GPIO10_FSC_CONST | enables the constructed FSC signal on GPIO 10 |
| 27 | 0 | V_GPIO11_CNT1B | enables $f_{e x t}$ signal on GPIO 11 |
| 28 | 0 | V_GPIO12_CNT1A | enables internal S/T interface clock ( $12.288 / 2 \mathrm{MHz}$ ) signal on GPIO 12 |
| 29 | 0 | V_GPIO13_DKEN | enables the internal DK_EN signal of the S/T interface on GPIO 13 |
| 30 | 0 | V_GPIO14_DKREP | enables the internal DK_REP signal of the S/T interface on GPIO 14 |
| 31 | 0 | V_GPIO15_EOFT | enables the internal EOFT signal of the $\mathrm{S} / \mathrm{T}$ interface on GPIO 15 |


| R_GP | CTRL | (read/write) |  |
| :---: | :---: | :---: | :---: |
| GPO[3:0] control register |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $3 . .0$ | 0 | V_GPO_DATA | 4 bit output value for GPO[3:0] (applies only when the corresponding bit of V_GPOO_EN <br> ... V_GPO3_EN is set) |
| 4 | 0 | V_GPOO_EN | selects function of pin ADDR[18] <br> ' 1 ' = secondary function GPO[0] <br> '0' = ADDR[18] |
| 5 | 0 | V_GPO1_EN | selects function of pin ADDR[19] <br> ' 1 ' = secondary function GPO[1] <br> '0' = ADDR[19] |
| 6 | 0 | V_GPO2_EN | selects function of pin ADDR[20] <br> '1' = secondary function GPO[2] <br> '0' = ADDR[20] |
| 7 | 0 | V_GPO3_EN | selects function of pin ADDR[21] <br> ' 1 ' = secondary function GPO[3] <br> '0' = ADDR[21] |
| $31 . .8$ |  | (reserved) |  |



### 5.2 UART module

### 5.2.1 Functional description

The HFC-S active contains an Universal Asynchronous Receiver/Transmitter (UART) module with 8 byte FIFO for both directions. The complete logic is on chip to minimize system overhead and to maximize system efficiency. The UART module performs a serial-to-parallel conversion on data characters received from a peripheral device (e.g. PC) or a modem, and parallel-to-serial conversion on data characters received from the $\mathrm{ARM} 7^{T M} \mathrm{CPU}$. The ARM7 ${ }^{T M}$ CPU can read the complete status of the UART module at any time during the functional operation. The reported status information includes the type and condition of the transfer operations being performed by the UART module as well as any error conditions (parity, overrun, framing or break interrupt). The UART module includes a programmable baud rate generator that is capable of dividing the timing reference clock input $f_{\text {sys }}$ to achieve a baud rate

$$
f_{\text {baud }}=\frac{f_{\text {sys }}}{8 \cdot \text { V_UART_BAUD }}
$$

within the scope V_UART_BAUD $=1 \ldots 216$.
The UART has complete handshake control capability and a processor interrupt system. Interrupts can be programmed to the users requirements which minimizes the CPU time required to handle the communications link. The UART module is always running on system clock speed $f_{\text {sys }}$.

## Features:

- Transmitter and receiver are each buffered with 8 byte FIFOs to reduce the number of interrupts.
- Adds or removes standard asynchronous communication bits (start, stop and parity) to or from the serial data.
- Independently controlled interrupts for transmit, receive, line status and FIFO status
- Programmable baud rate generator divides the system clock $f_{\text {sys }}$
- Handshake control functions (CTS, RTS) with enable / disable functionality
- Fully programmable serial interface characteristics
- 5-, 6-, 7- or 8-bit characters
- Even, odd or no-parity bit generation and detection
- 1-, $1 / 2$ - or 2 -stop bit generation
- Baud rate generation (up to 6 Mbaud )
- Complete status reporting capabilities
- Internal diagnostic capabilities:
- Loop back controls for communications link fault isolation
- Break, parity, overrun and framing error simulation
- Fully prioritized interrupt system controls

The physical UART interface operates with 3.3 V input and output voltage levels. For the connection to a RS 232 interface an external line driver (e.g. MAX560) is required. The polarity of the RXD and TXD ports are programmable to active low or active high logic levels. Figure 29 illustrates the signal form (voltage level) depending on the output mode.

Table 38: Baud rate programming values (* : rounded value)

| Baud rate | $f_{\text {sys }}$ | V_UART_BAUD | Baud rate | $f_{\text {sys }}$ | V_UART_BAUD |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 110 | 12.288 MHz | 13964* | 300 | 12.288 MHz | 5120 |
|  | 24.576 MHz | 27927* |  | 24.576 MHz | 10240 |
|  | 36.864 MHz | 41891* |  | 36.864 MHz | 15360 |
|  | 49.152 MHz | 55855* |  | 49.152 MHz | 20480 |
|  | 61.440 MHz | 69818* |  | 61.440 MHz | 25600 |
| 1200 | 12.288 MHz | 1280 | 2400 | 12.288 MHz | 640 |
|  | $24.576 \mathrm{MHz}$ | 2560 |  | 24.576 MHz | 1280 |
|  | $36.864 \mathrm{MHz}$ | 3840 |  | 36.864 MHz | 1920 |
|  | $49.152 \mathrm{MHz}$ | 5120 |  | 49.152 MHz | 2560 |
|  | 61.440 MHz | 6400 |  | 61.440 MHz | 3200 |
| 4800 | 12.288 MHz | 320 | 9600 | 12.288 MHz | 160 |
|  | $24.576 \mathrm{MHz}$ | 640 |  | 24.576 MHz | 320 |
|  | 36.864 MHz | 960 |  | 36.864 MHz | 480 |
|  | 49.152 MHz | 1280 |  | 49.152 MHz | 640 |
|  | 61.440 MHz |  |  | 61.440 MHz | 800 |
| 19200 | 12.288 MHz | 80 | 38400 | 12.288 MHz | 40 |
|  | 24.576 MHz | 160 |  | 24.576 MHz | 80 |
|  | 36.864 MHz | 240 |  | 36.864 MHz | 120 |
|  | 49.152 MHz | 320 |  | 49.152 MHz | 160 |
|  | 61.440 MHz | 400 |  | 61.440 MHz | 200 |
| 57600 | 12.288 MHz | 27 * | 115200 | 12.288 MHz | 13* |
|  | 24.576 MHz | 53 * |  | 24.576 MHz | $27 *$ |
|  | 36.864 MHz | 80 |  | 36.864 MHz | 40 |
|  | 49.152 MHz | 107* |  | 49.152 MHz | 53* |
|  | 61.440 MHz | 133* |  | 61.440 MHz | $67 *$ |
| 230400 | 12.288 MHz | 7* | 460800 | 12.288 MHz | 3* |
|  | $24.576 \mathrm{MHz}$ | 13* |  | 24.576 MHz | 7* |
|  | 36.864 MHz | 20 |  | 36.864 MHz | 10 |
|  | 49.152 MHz | 27 * |  | 49.152 MHz | 13 * |
|  | 61.440 MHz | 33* |  | 61.440 MHz | 17* |
| 921600 | 12.288 MHz | 2* |  |  |  |
|  | 24.576 MHz | 3* |  |  |  |
|  | 36.864 MHz | 5 |  |  |  |
|  | 49.152 MHz | 7* |  |  |  |
|  | 61.440 MHz | 8* |  |  |  |



Figure 29: Logic levels of the UART interface

### 5.2.2 Register description

| R_UART_TX1 |  | (write only) |  |
| :--- | :--- | :--- | :--- |
| Transmit register of the UART interface (Register value cannot be read back) |  |  |  |
| Note: The R_UART_RX1 register is located on the same address |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $8 . .0$ | $0 \times 000$ | V_UART_TX1 | Basic transmit register. The software should write <br> this register only for transmitting. |
| $15 . .9$ |  | (reserved) |  |


| R_UART_TX2 |  | (write only) |  |
| :--- | :--- | :--- | :--- |
| Transmit register of the UART interface (Register value cannot be read back) <br> Note: The R_UART_RX2 register is located on the same address <br> BitsReset <br> Value | Name | Description |  |
| 8.0 | $0 \times 000$ | V_UART_TX2 | 2nd transmit register <br> This register can be used for multiple transmission <br> (multiple write command) |
| $15 . .9$ |  | (reserved) |  |

R_UART_TX3 (write only) 0x000A0008

Transmit register of the UART interface (Register value cannot be read back)
Note: The R_UART_RX3 register is located on the same address

| Bits | Reset <br> Value | Name | Description |
| :--- | :---: | :--- | :--- |
| $8 . .0$ | $0 \times 000$ | V_UART_TX3 | 3rd transmit register <br> This register can be used for multiple transmission <br> (multiple write command) |
| $15 . .9$ |  | (reserved) |  |


| R_UART_TX4 |  | (write only) |  | 0x000A000C |
| :---: | :---: | :---: | :---: | :---: |
| Transmit register of the UART interface (Register value cannot be read back) |  |  |  |  |
| Note: The R_UART_RX4 register is located on the same address |  |  |  |  |
| Bits | Reset <br> Value | Name | Desc |  |
| $8 . .0$ | 0x000 | V_UART_TX4 | 4th <br> This <br> (mul | le transmission |
| $15 . .9$ |  | (reserved) |  |  |


R_UART_CFG (write only) 0x000A0020

Configuration register for the UART module
Note: The R_UART_PREVIEW register is located on the same address

| Bits | Reset Value | Name | Description |
| :---: | :---: | :---: | :---: |
| $1 . .0$ | 0 | V_UART_STB | defines the length of the stop bit <br> ${ }^{\prime} 0 x^{\prime}=1$ stop bit <br> ' 10 ' $=1.5$ stop bits <br> ' 11 ' $=2$ stop bits |
| $4 . .2$ | 0 | V_UART_PAR | defines the parity mode of the parity bit '000' = no parity bit <br> '001' = even parity <br> '010' = odd parity <br> '011' = mark <br> '100' = space |
| $9 . .5$ | 0x08 | V_UART_LEN | defines the word length of the data (e.g. '0111' = 7 bit) |
| 10 | 0 | V_UART_CTS | $\begin{aligned} & \text { CTS signal } \\ & \text { '0'= CTS not used } \\ & \text { '1'= CTS used } \end{aligned}$ |
| 14..11 | 6 | V_RX_HWA | Sets the high water mark for interrupt generation of received data. An interrupt is generated when the number of received bytes is equal to this value. |
| 18.. 15 | 1 | V_UART_TX_LWA | Sets the low water mark for interrupt generation of transmit data. An interrupt is generated when the number of the transmit FIFO data is equal to this value. |
| 19 | 0 | V_UART_TX_POL | defines polarity of the TxD output '0' = non inverted <br> '1' = inverted |
| 20 | 0 | V_UART_RX_POL | defines polarity of the RxD input ' 0 ' = non inverted <br> '1' = inverted |
| $31 . .21$ |  | (reserved) |  |


| R_UART_CLR |  |  |  |
| :--- | :--- | :--- | :--- |
| Clears the UART FIFOs |  |  |  |
| Note: The R_UART_STATUS register is located on the same address |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| 0 | 0 | V_UART_CLR | clears the UART FIFO |
| $7 . .1$ |  | (reserved) |  |


| R_UART_ECHO |  |  |  |
| :--- | :--- | :--- | :--- |
| Sets the UART into an echo mode <br> The received data is transmitted by the hardware immediately |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| 0 | 0 | V_UART_ECHO | enables the UART echo mode <br> '0' = hardware echo off <br> '1' <br> hardware echo on |
| $7 . .1$ |  | (reserved) |  |



| R_UART_RX2 |  |  |  |
| :--- | :--- | :--- | :--- |
| Receive register of the UART interface <br> Note: <br> R_UART_TX2 register is located on the same address |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $8 . .0$ | $0 \times 000$ | V_UART_RX2 | 2nd receive register <br> This register can be used for multiple receiving <br> (multiple read command) |
| $15 . .9$ |  | (reserved) |  |
| $19 . .16$ | 0 | V_UART_TX2_FIFO | number of bytes in the transmit FIFO |
| $23 . .20$ | 0 | V_UART_RX2_FIFO | number of bytes in the receive FIFO |
| 24 | 0 | V_UART_PERR2 | parity error information of V_UART_RX2 <br> '0' $=$ no parity error <br> '1' = parity error |
| $31 . .25$ |  | (reserved) |  |

## R_UART_RX3 (read only) 0x000A0008

Receive register of the UART interface
Note: R_UART_TX3 register is located on the same address

| Bits | Reset <br> Value | Name | Description |
| :--- | :--- | :--- | :--- |
| $7 . .0$ | $0 \times 00$ | V_UART_RX3 | 3rd receive register <br> This register can be used for multiple receiving <br> (multiple read command) |
| $15 . .8$ |  | (reserved) |  |
| $19 . .16$ | 0 | V_UART_TX3_FIFO | number of bytes in the transmit FIFO |
| $23 . .20$ | 0 | V_UART_RX3_FIFO | number of bytes in the receive FIFO |
| 24 | 0 | V_UART_PERR3 | parity error information of V_UART_RX3 <br> '0' = no parity error <br> $\prime 1$ <br> n parity error |
| $31 . .25$ |  | (reserved) |  |


| R_UART_RX4 |  | (read only) |  |
| :---: | :---: | :---: | :---: |
| Receive register of the UART interface <br> Note: R_UART_TX4 register is located on the same address |  |  |  |
|  |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $7 . .0$ | 0x00 | V_UART_RX4 | Fourth receive register <br> This register can be used for multiple receiving (multiple read command) |
| $15 . .8$ |  | (reserved) |  |
| 19..16 | 0 | V_UART_TX4_FIFO | number of bytes in the transmit FIFO |
| 23.20 | 0 | V_UART_RX4_FIFO | number of bytes in the receive FIFO |
| 24 | 0 | V_UART_PERR4 | parity error information of V_UART_RX4 <br> ' 0 ' = no parity error <br> '1' = parity error |
| $31 . .25$ |  | (reserved) |  |


| R_UART_PREVIEW (read only) | $0 \times 000 \mathrm{~A} 0020$ |
| :--- | :--- | :--- |

Previous status register for the UART module, for preview the next FIFO data
Note: The R_UART_CFG register is located on the same address

| Bits | Reset <br> Value | Name | Description |
| :--- | :--- | :--- | :--- |
| $8 . .0$ | $0 \times 000$ | V_UART_PREVIEW | shows the next data in the receive FIFO |
| $15 . .9$ |  | (reserved) |  |
| $19 . .16$ | 0 | V_UART_TX0_FIFO | number of bytes in the transmit FIFO |
| $23 . .20$ | 0 | V_UART_RXO_FIFO | number of bytes in the receive FIFO |
| 24 | 0 | V_UART_PERR0 | parity error information of V_UART_PREVIEW <br> '0' $=$ no parity error <br> ' parity error |
| $31 . .25$ |  | (reserved) |  |

Table 39: Bitmap description of the UART transmit FIFO status

| Bit <br> number | Bit <br> name | Description |
| :---: | :---: | :--- |
| 0 | status | number of words in the transmit FIFO |
| 1 | low_water | low water mark of the transmit FIFO has been reached |
| 2 | empty | transmit FIFO is empty (last byte sent) |

Table 40: Bitmap description of the UART receive FIFO status

| Bit <br> number | Bit <br> name | Description |
| :---: | :---: | :--- |
| 0 | status | words received in the FIFO |
| 1 | high_water | hiwh water mark of the receive FIFO has been reached |
| 2 | full | receive FIFO is full |
| 3 | parity_error | parity error in the receive FIFO |
| 4 | echo_error | echo error |
| 5 | break | Hardware echo error (TxD and RxD at the same time) |
| 6 | overflow | overflow of the receive FIFO (data lost) |


| R_UART_STATUS (read only) |  |  |
| :--- | :--- | :--- |
| Interrupt Status register for the UART module |  |  |
| Note: The R_UART_CLR register is located on the same address |  |  |
| Bits | Reset <br> Value | Name |
| $3 . .0$ | 0 | V_UART_TX_FIFO |
| $7 . .4$ | 0 | V_UART_RX_FIFO |

Note: see table 39 (page 143) and 40 (page 143) for bit identification of V_UART_TX_STATUS and V_UART_RX_STATUS

| R_UART_IRQ_CFG |  |  |  |
| :---: | :--- | :--- | :--- |
| Interrupt status and configuration register for the UART interface. |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $2 . .0$ | 0 | V_UART_TX_IRQ_STATUS | interrupt status of send data (data sent out) |
| $9 . .3$ | $0 \times 00$ | V_UART_RX_IRQ_STATUS | interrupt status of receive data (data received) |
| $12 . .10$ | 0 | V_UART_TX_FIQ_EN | enables fast interrupts for data transmit |
| $19 . .13$ | $0 \times 00$ | V_UART_RX_FIQ_EN | enables fast interrupts for data receive |
| $22 . .20$ | 0 | V_UART_TX_IRQ_EN | enables interrupts for transmit data |
| $29 . .23$ | 0 | V_UART_RX_IRQ_EN | enables interrupts for receive data |
| $31 . .30$ |  | (reserved) |  |

Note: see table 39 (page 143) and 40 (page 143) for bit identification of V_UART_TX_IRQ_STATUS and V_UART_RX_IRQ_STATUS

### 5.3 USB module

## Note!

Please contact our support team if you want to use the USB interface.

Table 41: Overview of the HFC-S active USB pins

| Number | Name | Description |
| ---: | :--- | :--- |
| 73 | USB+ | differential USB port (positive) |
| 74 | USB- | differential USB port (negative) |

Table 42: Overview of the HFC-S active USB registers

| Address | Name | Page | Address | Name | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0x0008003C | R_USB_DRV | 147 | 0x000E0030 | R_USB_IEP_SEL | 153 |
| 0x000E0000 | R_USB_ADDR | 147 | 0x000E0034 | R_USB_IDATA | 153 |
| 0x000E0004 | R_USB_CFG | 148 | 0x000E0038 | R_USB_ICMD | 154 |
| 0x000E0008 | R_USB_CTRL | 148 | 0x000E003C | R_USB_ISTATUS | 154 |
| 0x000E000C | R_USB_EV1 | 149 | 0x000E0040 | R_USB_OEP_EN | 155 |
| 0x000E0010 | R_USB_EVMSK1 | 150 | 0x000E0044 | R_USB_IEP_EN | 155 |
| 0x000E0014 | R_USB_EV2 | 150 | 0x000E0048 | R_USB_OEP_STALL | 156 |
| 0x000E0018 | R_USB_EVMSK2 | 151 | 0x000E004C | R_USB_IEP_STALL | 156 |
| 0x000E0020 | R_USB_OEP_SEL | 151 | 0x000E0050 | R_USB_OEP_EV | 157 |
| 0x000E0024 | R_USB_ODATA | 151 | 0x000E0054 | R_USB_OEP_EVMSK | 157 |
| 0x000E0028 | R_USB_OCMD | 152 | 0x000E0058 | R_USB_IEP_EV | 157 |
| 0x000E002C | R_USB_OSTATUS | 152 | 0x000E005C | R_USB_IEP_EVMSK | 158 |

The HFC-S active has a complete Universal Serial Bus (USB) interface which is compatible with the USB specification 1.1. The on-chip USB transceiver permits the direct connection to the physical USB interface (e.g. computers with USB interface).

Four endpoints excluding endpoint 0 are implemented for transmit and receive direction. The endpoints $1 \ldots 4$ have an FIFO depth of 64 byte for each direction, whereas endpoint 0 has an 16 byte FIFO for transmit and receive each.

The HFC-S active USB module supports control, interrupt and bulk transfer types.
Figure 30 illustrated the input and output driver circuitry of the USB interface. The receivers can be switched off with V_USB_OFF = 1 (register R_OSC_CFG). The differential and single ended data can be monitored in the named register bits of the register RUSB_DRV.


Figure 30: USB input scheme

### 5.3.1 Register description

| R_USB_DRV |  |  |  |
| :--- | :--- | :--- | :--- |
| USB driver control register |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| 0 | 1 | V_USB_WAK | Generates a wakeup signal |
| 1 |  | V_USB_RXD | Represents the state of the RXD port |
| 2 |  | V_USB_RXDP | Represents the state of the RXDP port |
| 3 |  | V_USB_RXDN | Represents the state of the RXDN port |
| $7 . .4$ |  | (reserved) |  |


| R_USB_ADDR |  |  | (read/write) |
| :---: | :--- | :--- | :--- |
| USB device address |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| 6.0 | $0 \times 00$ | V_USB_ADDR | After power-on-reset the device works on the <br> default address 0. The software has to set the new <br> address after the status stage following a SET <br> ADDRESS request directed to the USB device. |
| 7 |  | (reserved) |  |


| R_US | CFG | (read/write, read) |  |
| :---: | :---: | :---: | :---: |
| USB mode configuration register |  |  |  |
| Bits | Reset Value | Name | Description |
| 0 | 0 | V_USB_IRQ_POL | Defines the interrupt polarity ( $0=$ active low, $1=$ active high ) |
| 1 | 0 | V_USB_IRQ_EN | Interrupt output enable <br> '1' = Enable the interrupt output. <br> If one or more event bits of the R_USB_EV1 <br> register are set before enabling the interrupt, an interrupt will also occure after setting this bit. |
| $7 . .2$ |  | V_USB_VER | Represents the version of the USB module |


| R_USB_CTRL |  |  | (read / write) |
| :--- | :--- | :--- | :--- |
| USB control register |  | Des000E0008 |  |
| Bits | Reset <br> Value | Name | Description |
| 0 | 0 | V_USB_RESU | Force resume <br> Setting this bit forces a K state on the data lines <br> driven for 12 ms. If this bit is set timmediately after <br> a suspend condition, the resume will not start <br> earlier than 5 ms after this suspend state. |
| 1 | 0 | V_USB_AT | Node attached <br> When set to 0, the data lines will held on low to <br> simulate a disconnected device. After initialisation <br> of the microcontroller this bit should be set to 1 to <br> force the recognition of a connect. |
| 2 | 0 | V_USB_SUSP | Suspend mode <br> This bit must be set before entering the suspend <br> state. Any bus activity starts the resume sequence <br> and the bit will be cleared after its completion <br> automatically. fif no resume is performed, the bit <br> must be cleared manually by the microcontroller. |
| $7 . .3$ |  | (reserved) |  |


| R_US | EV1 | (read only) |  |
| :---: | :---: | :---: | :---: |
| 1st USB event register |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| 0 | 0 | V_USB_EV2 | Event on the 2nd USB event register '1' = A change in the R_USB_EV2 register occurred. This leads to an interrupt if the corresponding bit in the R_USB_EVMSK2 register is set. |
| 1 |  | (reserved) |  |
| 2 | 0 | V_USB_ZOF | ZERO OUT function <br> '1' = An OUT token with an empty DATA1 packet was received on EP0. In this special case the FIFO is not blocked. |
| 3 |  | (reserved) |  |
| 4 | 0 | V_USB_IEV | IN event function <br> '1' = A bit in the R_USB_IEP_EV register changed to ' 1 ' and the corresponding bit in the R_USB_IEP_EVMSK register is set. This shows, that an event on an IN endpoint occurred and leads to an interrupt if the corresponding bit in the R_USB_EVMSK1 register is set. |
| 5 | 0 | V_USB_OEV | OUT event function <br> '1' = A bit in the R_USB_OEP_EV register changed to ' 1 ' and the corresponding bit in the R_USB_OEP_EVMSK register is set. This shows, that an event on an OUT endpoint occurred and leads to an interrupt if the corresponding bit in the R_USB_EVMSK1 register is set. |
| $7 . .6$ |  | (reserved) |  |


| R_USB_EVMSK1 |  |  |  |
| :--- | :--- | :--- | :--- |
| (read/write) |  |  |  |
| Mask for the 1st USB event register |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| 0 | 0 | V_USB_EVMSK2 | EVENT2 mask |
| 1 |  | (reserved) |  |
| 2 | 0 | V_USB_ZOFMSK | ZERO OUT function mask |
| 3 |  | (reserved) |  |
| 4 | 0 | V_USB_IEVMSK | IN event function mask |
| 5 | 0 | V_USB_OEVMSK | OUT event function mask |
| $7 . .6$ |  | (reserved) |  |



| R_USB_EVMSK2 |  |  | (read / write) | 0x000E0018 |
| :---: | :---: | :---: | :---: | :---: |
| Mask for the 2nd USB event register |  |  |  |  |
| Bits | Reset <br> Value | Name | Description |  |
| 0 | 0 | V_USB_RESMSK | USB reset mask |  |
| 1 | 0 | V_USB_SUSPMSK | Suspend mask |  |
| 2 | 0 | V_USB_RESUMSK | Resume mask |  |
| 3 | 0 | V_USB_RWAKMSK | Remote wakeup mask |  |
| 4 | 0 | V_USB_RDYMSK | Resume completed mask |  |
| $7 . .5$ |  | (reserved) |  |  |


| R_USB_OEP_SEL |  |  |  |
| :--- | :--- | :--- | :--- |
| OUT endpoint select register |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $3 . .0$ | 0 | V_USB_OEP_SEL | Writing the appropriate endpoint number allows the <br> access to the mapped FIFO control and data <br> registers (range $0 \ldots 4)$. |
| $7 . .4$ |  | (reserved) |  |


| R_USB_ODATA |  |  |  |
| :--- | :--- | :--- | :--- |
| Data OUT register |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $7 . .0$ |  | V_USB_ODATA | The FIFO data of the selected endpoint can be read <br> out by reading this register $n$ times $(n=$ value of <br> V_USB_OCNT in the V_USB_OCNT register) |
| $10 . .8$ |  | (reserved) |  |


| R_USB_OCMD |  |  | (read/write) |
| :--- | :--- | :--- | :--- |
| OUT command register |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| 0 |  | V_USB_FLUSH | Flush OUT FIFO <br> The FIFO must be flushed by the microcontroller <br> by setting this bit to '1'. |
| $7 . .1$ |  | (reserved) |  |

## Important!

If the bit V_USB_FLUSH is not set, the FIFO is blocked and the USB module will respond with a NAK handshake to OUT tokens. Because SETUP tokens dont have to be NAKed, the USB module will not respond to these tokens if the FIFO is blocked and the USB host will recognize a timeout.

| R_USB_OSTATUS |  |  |  |
| :--- | :--- | :--- | :--- |
| OUT status register |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $6 . .0$ | 0 | V_USB_OCNT | OUT count <br> Shows the number of received bytes residing in the <br> output FIFO of the selected endpoint (EP0: range <br> $0 \ldots$ 16, EP1...4: range $0 \ldots 64)$. |
| 7 | 0 | V_USB_SETUP | SETUP token received <br> $1=$ A SETUP transfer occurred on the endpoint 0. |


R_USB」IDATA (write only) 0x000E0034

Data IN register

| Bits | Reset <br> Value | Name | Description |
| :--- | :--- | :--- | :--- |
| $7 . .0$ |  | V_USB_IDATA | Data written to this register will enter the input <br> FIFO selected by the R_USB_IEP_SEL register. <br> The pointers for the FIFO will be automatically <br> incremented with every write cycle and will be <br> resetted if the input FIFO was flushed. The number <br> of bytes contained in a FIFO is visible in the <br> R_USB_ISTATUS register. |



R_USB_OEP_EN (read/write, read) 0x000E0040

OUT endpoint enable register
If a bit is set, the device will respond to an OUT token addressed to the corresponding endpoint. If the corresponding endpoint FIFO is empty, the following data packet will be received and an ACK token will be sent in the handshake phase. Otherwise a NAK handshake will be sent to force a retry by the host. This register should be modified according to the endpoint layout chosen with the SET CONFIGURATION request.

| Bits | Reset <br> Value | Name | Description |
| :--- | :--- | :--- | :--- |
| 0 |  | V_USB_OEPO_EN | Endpoint 0 <br> This bit is set automatically after detection of an <br> USB Reset |
| $4 . .1$ |  | V_USB_OEP_EN | Endpoints $1 \ldots 4$ |
| $7 . .5$ |  | (reserved) |  |

## R_USB」IEP_EN

IN endpoint enable register

If a bit is set, the function will respond to an IN token addressed to the corresponding endpoint. If the corresponding endpoint FIFO contains data and is enabled, the FIFO contents will be sent, otherwise a NAK handshake will be sent. This register should be modified according to the endpoint layout chosen with the SET CONFIGURATION request.

| Bits | Reset <br> Value | Name | Description |
| :--- | :--- | :--- | :--- |
| 0 |  | V_USB_IEPO_EN | Endpoint 0 <br> This bit is set automatically after detection of an <br> USB Reset |
| $4 . .1$ |  | V_USB_IEP_EN | Endpoints $1 \ldots 4$ |
| $7 . .5$ |  | (reserved) |  |

R_USB_OEP_STALL (read/write) 0x000E0048

OUT endpoint stall register
If a bit is set, the corresponding endpoint will always sent a STALL token during the handshake phase of an OUT transfer. SETUP transfers on control endpoint EP0 can not be stalled. The bit EP0 works only for OUT tokens on EP0 but not for SETUP tokens! (For example the OUT data stage after a SET DESCRIPTOR request) The bit for control endpoint EP0 will be automatically resetted after detection of a valid SETUP token. A bit of this register can only be set after the corresponding bit in the R_USB_OEP_EN register was set, otherwise the bit will stuck at zero.

| Bits | Reset <br> Value | Name | Description |
| :--- | :--- | :--- | :--- |
| $4 . .0$ | $0 \times 00$ | V_USB_OEP_STALL | Enable OUT endpoint stall (range: 0 . . 4) |
| $7 . .5$ |  | (reserved) |  |


| R_USB_JEP_STALL |  |
| :--- | :--- | :--- |
| IN endpoint stall register |  |
| If a bit is set, the corresponding endpoint will always sent a STALL token after the data phase |  |
| of an IN transfer. The bit for control endpoint EP0 will be automatically resetted after detection |  |
| of a valid SETUP token. A bit of this register can only be set after the corresponding bit in the |  |
| R_USB_IEP_EN register was set, otherwise the bit will stuck at zero. |  |


| R_USB_OEP_EV (read only) |  |  |  |
| :---: | :---: | :--- | :--- |
| OUT endpoint event register <br> The bits are set, when an OUT transfer on the corresponding endpoint is completed. Any set of a <br> bit will force a set of the V_USB_OEV bit in the R_USB_EV1 register when the corresponding <br> bit in the R_USB_OEP_EVMSK register is set. All bits are cleared on read. |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| 4.0 | $0 \times 00$ | V_USB_OEP_EV | Endpoits 0 $\ldots$. 4 |
| $7 . .5$ |  | (reserved) |  |


| R_USB_OEP_EVMSK |  |  |  |
| :--- | :---: | :--- | :--- |
| Mask of the OUT endpoint event register |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $4 . .0$ | $0 \times 00$ | V_USB_OEP_EVMSK | Endpoints $0 \ldots 4$ |
| $7 . .5$ |  | (reserved) |  |


| R_US | IEP_EV | (read/write) |  | 0x000E0058 |
| :---: | :---: | :---: | :---: | :---: |
| IN endpoint event register |  |  |  |  |
| The bits are set, when an IN transfer on the corresponding endpoint is completed. Any set of a bit will force a set of the V_USB_IEV bit in the R_USB_EV1 register when the corresponding bit in the R_USB_IEP_EVMSK register is set. All bits are cleared on read. |  |  |  |  |
| Bits | Reset <br> Value | Name | Description |  |
| 4.0 | 0x00 | V_USB_IEP_EV | Endpoints 0... 4 |  |
| $7 . .5$ |  | (reserved) |  |  |


| R_USB_IEP_EVMSK |  |  |  |
| :--- | :--- | :--- | :--- |
| Mask of the IN endpoint event register |  |  |  |
| Bits | Reset <br> Value | Name | Description |
| $4 . .0$ |  | V_USB_IEP_EVMSK | Endpoints $0 \ldots 5$ |
| $7 . .5$ |  | (reserved) |  |

## A HFC-S active package dimensions




Unit: mm
Figure 31: HFC-S active package dimensions

## B Power supply and ground distribution

## B. 1 Digital supply pins

All ditigal power supply pins and digital ground pins listed in table 43 should be connected to the 3.3 V system supply voltage respectively to ground.

Table 43: Power supply and ground pins of the digital subsystems

| Category | Pin name | Pin numbers |
| :---: | :---: | :---: |
| digital ground | DGND | 18, 24, 30, 41, 55, 61, 72, 91, 108, 114 |
| digital power supply | DVCC | 8, 21, 29, 42, 58, 71, 92, 107, 113 |

## B. 2 Analog supply pins

Table 44: Power supply and ground pins of the mixed signal subsystems

| Category | PLL 1 <br> pin number (name) | PLL 2 <br> pin number (name) | CODEC 1 <br> pin number (name) | CODEC 2 <br> pin number (name) |
| :---: | :---: | :---: | :---: | :---: |
| digital power supply | 149 (DVCC.PLL1) | 130 (DVCC.PLL2) | 139 (DVCC_CODEC) |  |
| digital ground | 154 (DGND) | 125 (DGND) | 140 (DGND) |  |
| analog power supply | 150 (AVCC_PLL1) | 129 (AVCC.PLL2) | 148 (AVCC_CODEC1) | 131 (AVCC_CODEC2) |
| analog ground | 152 (AGND) <br> 153 (AGND) | $\begin{aligned} & 126 \text { (AGND) } \\ & 127 \text { (AGND) } \end{aligned}$ | 145 (AGND) | 134 (AGND) |

## C Multiplexer control logic of the PLL 1 block

The PLL and the divider can be selected or bridged by multiplexers individually. One multiplexer can select the PLL output (V_PLL1_SEL $=1$ ) or the original oscillator frequency ( V _PLL1_SEL $=0$ ). As the clock phase of the PLL output relative to the PLL input is uncontrollable, it is not possible to use a normal asynchronous multiplexer for this purpose. A normal multiplexer could generate very short clock pulses (spikes) during switching, resulting in misbehavior of the ARM7 ${ }^{T M} \mathrm{CPU}$ or flipflops in the circuit. Instead, a special logic has been developed to control a multiplexer in a way that it will switch from one input to zero level before switching to the other input, switching only when the individual input is at zero level (see fig. 32).


Figure 32: Clock switching behaviour of PLL multiplexer

The result is a multiplexer output waveform which contains no spikes or dynamic hazards, even though a pause in the output waveform is unavoidable for a versatile multiplexer that can also be used for switching between clock frequencies differing by a large factor.


Figure 33: Clock switching behaviour of divider multiplexer

As the phase relationship between the divider input and the divider output is well defined in this case, the multiplexer can be controlled so that it switches directly from one input to the other at a time when both inputs are at zero level as shown in the diagram above.

## D Examples circuitry for HFC-S active

The following pages show the Cologne Chip evaluation board circuitry of the HFC-S active.







$$
\square
$$

- 

$\qquad$
$\qquad$ 0

$\square$


$<$ $\infty$




[^0]:    ${ }^{1}$ ARM7 TDMI is a registered trademark of ARM Ltd.

[^1]:    ${ }^{2}$ DQM: Data I/O Mask, DQMU: Upper byte of Data I/O Mask, DQML: Lower byte of Data I/O Mask

[^2]:    ${ }^{3}$ CAS: Column Address Strobe

[^3]:    ${ }^{4}$ Typically, for both counters CNT 1A and CNT 1B there are several parameter sets which result in the same output frequency. In these cases one should prefer small values for M and N .

[^4]:    ${ }^{5}$ FSC: frame synchronization clock

[^5]:    ${ }^{7}$ This section describes the highway 1 settings and is valid for the other two PCM highways in the same way.

