# SIEMENS

## PCM Interface Controller (PIC)

## PEB 2052

#### **Preliminary Data**

**CMOS IC** 

Туре	Ordering Code	Package
PEB 2052-C PEB 2052-N	Q67100-H6059 Q67100-H6060	C-DIP-40 PL-CC-44 (SMD)
PEB 2052-P	Q67100-H6061	P-DIP-40

The PCM interface controller PEB 2052 is a device for the control of voice, data, and signaling paths of up to 16 subscribers on peripheral component boards in digital telephone systems. In combination with the highly flexible Signal Processing Codec Filter (SICOFI® PEB 2060) it forms an optimized analog subscriber-line board architecture. Its flexibility allows operation as general-purpose controller for data switching and MUX/ De MUX applications.

The PIC controls space and time switching functions between subscriber-line devices and time-division multiplex highways. Further, it controls the flow of information between the subscriber interface ports and a local line card processor.

To meet the different requirements the PIC PEB 2052 provides the following interfaces:

- 8 serial, bidirectional I/O ports for the transfer of voice, data, control, and signaling information between the PBC and codec filters (e.g. SICOFI PEB 2060), digital interface circuits or signal processors.
- Double-constructed PCM interface.
- Bit-parallel interface for the connection of 8-bit standard microcomputers such as the SAB 8051.

The PIC PEB 2052 is pin and software compatible with PEB 2050 and is optimized for applications without an HDLC signaling link. It is fabricated using Siemens ACMOS 3 technology.

#### Features

- Board controller for up to 16 subscribers of a digital switching system
- Designed for different PCM systems
- Time-slot assignment freely programmable for all subscribers connected
- Control of voice, data, signaling and line board parameters to minimize hardware requirements and to simplify software
- Provides two full duplex PCM highways for the system interface
- Pin and software compatible with PEB 2050
- Standard µP interface
- $\bullet$  µP access to all internal data streams including time-slot oriented data streams
- Support of subscriber circuits by generating timing signals
- Single +5 V power supply
- Advanced CMOS technology
- Low power consumption

#### **Pin Configurations**

(top view)



#### Pin No. Pin No. Symbol Name Function PL-CC P-DIP 1 1 SIP 4 Subscriber These interface ports are used for biinterface port directional, bit-serial transfer of speech, (input/output) data and control words to and from the signal processing codec filter . (SICOFI) or standard codec. Corre-4 4 SIP 7 sponding with the direction signal, the PIC PEB 2052 is transmitting during the high level of DIR within the first half of a 125 µs frame. 5 5 **RxHWD1** Receive highway Receive PCM highway 1 interface. data (input) 6 6 **BXHWD**0 Receive highway Receive PCM highway 0 interface. data (input) The PIC serially receives a PCM word (8 bits) through one of these leads at the programmed time slot. 7 7 TxHWD 1 Transmit highway Output of the transmit side onto the send PCM highway 1 (serial bus). The data (output) 8-bit PCM word is serially sent out on this pin at the programmed time slot. Tristate output. 8 TSC 1 Normally high, this signal goes low 8 Tristate control while the PIC is transmitting an 8-bit (output, active low) PCM word on the PCM highway 1. 9 T x HWD 0 Output of the transmit side onto the 9 Transmit highway data (output) send PCM highway 0. 10 10 TSC 0 Tristate control Tristate control of highway 0. (output, active low) 11 11 SYP SYP is a frame synchronization pulse Synchronization which resets the on-chip time-slot counters. 12 12 SCLK Slave clock Clock output for the peripheral devices. The signals between the codec filter (output) and the PIC are latched and transmitted with the rising edge of SCLK. 13 13 SIGS Signal strobe The SIGS output supplies a program-(output, active mable strobe signal. high)

#### Pin Definitions and Functions

Pin	Definitions	and	Functions	(conťd)
-----	-------------	-----	-----------	---------

Pin No. PL-CC	Pin No. P-DIP	Symbol	Name	Function
14	14	DIR	Direction (output, active high)	DIR is an 8-kHz-symmetric frame signal which controls the direction of data transfer from and to the peripheral devices. The PIC is able to receive data during the low state of DIR.
15	15	N.C.		Not connected
16	16	N.C.		Not connected
38	17	V <sub>DD</sub>		Power supply: $V_{\rm DD} = 5.0 \text{ V} \pm 0.25 \text{ V}$
19	18	CS	Chip select (input, active low)	CS is used to address the PIC. A low level at this input enables the PIC to accept commands or data from a $\mu$ P within a write cycle, or to transmit data during a read cycle.
20	19	ALE	Address latch enable (input, active high)	A high level at this input indicates that the data on the external bus is an address selecting one of the PIC-inter- nal sources or destinations. Latching into the address latch occurs during the high-low transition.
22, 23	20	V <sub>ss</sub>		Ground (0 V)
25	21	CLK	Clock (input)	A standard TTL clock provides the basic timing of the controller. The clock is synchronous to the PCM clock.
26	22	RD	Read strobe (input, active low)	$\overline{\text{RD}}$ is used together with $\overline{\text{CS}}$ to transfer data from the PBC to a $\mu P$ or memory.
27	23	D0		
·		•		
•		•	System data bus	The data bus transfers data and com-
	- -	•		mands between the $\mu P$ or memory and the PIC.
34	30	D7		
35	31	V <sub>DD</sub>		Power supply: $V_{\text{DD}} = 5.0 \pm 0.25 \text{ V}$

Pin No. PL-CC	Pin No. P-DIP	Symbol	Name	Function
36	32	WR	Write strobe (input, active low)	During the low state of $\overline{WR}$ data can be transferred from the $\mu P$ or memory to the PBC.
37	33 34	N.C. N.C.		Not connected Not connected
39	35	ĪNT	Interrupt request (output, active low)	The signal is pulled down, when the PIC is requesting an interrupt. In that case, the $\mu$ P should enter an interrupt routine for reading status register 1.
40	36	RESET	Reset (input, active hogh)	A high on this input forces the P/C into reset state. The minimum reset pulse is 16 complete clock cycles.
41 	37	SIP 0	Subscriber interface port (input/output)	These interface ports are used for bi- directional, bit-serial transfer of speech, data and control words to and from the Signal Processing Filter (SICOFI) or standard codec. Corresponding with the direction signal, the PIC PEB 2052 is transmitting during the high level of DIR within the first half of a 125 $\mu$ s frame.

## Pin Definitions and Functions (cont'd)

.

#### **Block Diagram**



#### **Description of the Functional Blocks**

The PIC has been designed especially for use in peripheral subscriber boards, but its functional flexibility also permits its application in various parts of a digital exchange telecommunications system.

Used in peripheral subscriber boards it performs two essential functions:

- 1) Exchange of control data between an on-board processing unit and individual subscriber connections.
- 2) The time-slot controlled transfer of PCM data (64-Kbaud channels) between the PCM highways and the subscriber connections. Data transfers between both parts, such as the access of the on-board μP to 64-Kbaud channels, are considerably simplified by the IC.

#### The PIC Consists of the Following Functional Blocks

- Subscriber Interface Unit
- PCM Interface Unit
- TSA Module (Contents-Addressable Memory)
- Timing Control Unit
- μP Interface
- μP Control and Status Register
- Feature Control FIFO (16 byte)
- Bus Interface Register

#### **Maximum Ratings**

		L	imit Values		
Parameter	Symbol	min.	max.	Unit	
Storage temperature	T <sub>stg</sub>	-65	125	°C	

#### **Range of Operation**

Operating temperature	T <sub>A</sub>	0	70	°C
Voltage at any pin referred to ground	Vs	-0.5	7	V
Total power consumption	P <sub>tot</sub>		35	mW

#### **DC Characteristics**

 $T_{\rm A} = 0$  to 70 °C;  $V_{\rm CC} = 5$  V ± 0.25 V; GND = 0 V

			Limit Values		
Parameter	Symbol	min.	typ.	max.	Unit
L-input voltage	V <sub>IL</sub>	-0.5		0.8	V
H-input voltage	V <sub>IH</sub>	2.0		5.5	V
L-output voltage $I_{OL} = +1.6 \text{ mA}$	V <sub>OL</sub>			0.45	V
H-output voltage $I_{OH} = -400  \mu \text{A}$	V <sub>OH</sub>	2.4			V
Input leakage current $V_{\rm IN} = V_{\rm CC}$ to 0 V	I <sub>IL</sub>	-10		10	μΑ
Output leakage current $V_{OUT} = V_{CC}$ to 0 V	I <sub>OL</sub>	-10		10	μΑ
$V_{\rm CC}$ supply current $V_{\rm CC} = 5 V$	I <sub>CC</sub>			7	mA

### Capacitance

 $T_{\rm A} = 25 \,^{\circ}{\rm C}; V_{\rm CC} = {\rm GND} = 0 \,{\rm V}$ 

		Limit Values			
Parameter	Symbol	min.	typ.	max.	Unit
Input capacitance $f_{\rm C} = 1 \text{ MHz}$	C <sub>IN</sub>		5	10	pF
Input/output capacitance	C <sub>I/O</sub>		10	20	pF
Output capacitance unmeasured pins returned to GND	C <sub>OUT</sub>		8	15	pF

### **AC Characteristics**

 $T_{\rm A} = 0$  to 70 °C;  $V_{\rm CC} = 5$  V ± 0.25 V; GND = 0 V

#### Microprocessor Interface Read Cycle

		L	Limit Values		
Parameter	Symbol	min.	max.	Unit	
Address hold after ALE	t <sub>LA</sub>	20		ns	
Address to ALE setup	t <sub>AL</sub>	30		ns	
Data delay from RD	t <sub>RD</sub>		120	ns	
RD pulse width	t <sub>RR</sub>	120		ns	
Output float delay	t <sub>DF</sub>		25	ns	
RD control interval	t <sub>RI</sub>	80		ns	
ALE pulse width	t <sub>AA</sub>	60		ns	

#### Write cycle

WR pulse width	t <sub>ww</sub>	100	ns
Data setup to WR	t <sub>DW</sub>	50	ns
Data hold after WR	t <sub>WD</sub>	25	ns
WR control interval	t <sub>WI</sub>	50	ns

### **Read Cycle**



### **Clock Timing**

		Lim	Limit Values		
Parameter	Symbol	min.	max.	Unit	
System Clock					
System clock frequency	f <sub>CLK</sub>		4.2	MHz	
Duty cycle		40	60	%	
Sync pulse period	t <sub>SPP</sub>	125	N x 125	μs	
Sync pulse width	t <sub>SYP</sub>	60	t <sub>CLK</sub>	ns	
Pulse delay to CLK	t <sub>dSYP</sub>	10		ns	
Setup time to CLK	t <sub>sSYP</sub>	50		ns	
Slave Clock					
Clock frequency	f <sub>SCLK</sub>	512	512	kHz	
Clock delay time	t <sub>dSCLK</sub>		150	ns	
DIR Clock					
Delay time to CLK (rising edge)	t <sub>dDIR R</sub>		150	ns	
Delay time to CLK (falling edge)	t <sub>dDIR F</sub>		110	ns	
SIU Interface					
SIP data delay	t <sub>dSIP</sub>		200	ns	
Data enable receive	t <sub>DER</sub>		120	ns	
Data disable receive	t <sub>DDR</sub>		120	ns	
Data enable transmit	t <sub>DEX</sub>	0		ns	
Data hold transmit	t <sub>DHX</sub>	0		ns	
Data setup transmit (control data)	t <sub>DSX</sub>	CP/2+200		ns	
Data setup transmit	t <sub>DSX</sub>	100		ns	
Signaling strobe delay (falling edge)	t <sub>DSIG F</sub>		150	ns	
Signaling strobe delay (rising edge)	t <sub>DSIG R</sub>		150	ns	





### SIP Interface Timing

Siemens Components, Inc.

### Serial Port Timing

### **PCM Interface**

Parameter	Symbol	min.	max.	Unit
Receive Timing				
Receive data setup DCR = 1	t <sub>DSRF</sub>	20		ns
Receive data setup DCR = 0	t <sub>DS RR</sub>	40		ns
Receive data hold DCR = 1	t <sub>DH RF</sub>	40		ns
Receive data hold $DCR = 0$	t <sub>DH RR</sub>	10		ns

### **Receive Timing**



### PCM Interface (cont'd)

Parameter	Symbol	Limit Values			
		min.	max.	Unit	Test Conditions
Transmit Timing					
Data enable DCX = 0	t <sub>DZXR</sub>		160	ns	$C_{\rm L} = 200  \rm pF$
Data enable DCX = 1	t <sub>DZXF</sub>		100	ns	$C_{\rm L} = 200  \rm pF$
Data hold time $DCX = 0$	t <sub>DHXR</sub>		160	ns	$C_{\rm L} = 200  \rm pF$
Data hold time $DCX = 1$	t <sub>DHXF</sub>		100	ns	$C_{\rm L} = 200  \rm pF$
Data float on TS EXIT	t <sub>HZX</sub>		80	ns	$C_{\rm L} = 150  \rm pF$
Time slot x to enable $DCX = 0$	t <sub>SONR</sub>		130	ns	$C_{\rm L} = 150  \rm pF$
Time slot x to enable $DCX = 1$	t <sub>SONF</sub>		100	ns	$C_{\rm L} = 150  \rm pF$
Time slot x to disable	t <sub>SOFF</sub>		100	ns	$C_{L} = 150 \text{ pF}$

Siemens Components, Inc.

#### **Transmit Timing**



### AC Testing Input, Output Waveform



AC testing: inputs are driven at 2.4 V for a logic "1" and at 0.45 V for a logic "0". Timing measurements are made at 2.0 V for a logic "1" and at 0.8 V for a logic "0".

**AC Testing Load Circuit**