

HFC - SP A ISDN 2BDS0

ISDN HDLC FIFO controller with S/T interface, Plug and Play, PCMCIA and U-chip support

January 2001

Copyright 1994-2001 Cologne Chip AG All Rights Reserved

The information presented can not be considered as assured characteristics. Data can change without notice. Parts of the information presented may be protected by patent or other rights. Cologne Chip products are not designed, intended, or authorized for use in any application intended to support or sustain life, or for any other application in which the failure of the Cologne Chip product could create a situation where personal injury or death may occur.

Revision History

Date	Remarks				
Jan. 2001	Information added to section: GCI/IOM2 timing.				
Oct. 2000	Changes made on: PCMCIA card sample circuitry.				
Aug. 2000	Changes made on: PCMCIA card sample circuitry.				
Feb. 2000	Information added to section: DMA access in processor mode, GCI frame structure.				
Nov. 1999	Information added to section: Power down considerations.				
Aug. 1999	Section added: Configuring test loops.				
-	Information added to section: Processor interface modes, processor mode, FIFO				
	channel operation: receive channels, STATES register bit description, ISA-PC bus				
	or processor access timing, S/T interface activation/deactivation layer 1 for finite				
	state matrix for NT.				
Mar. 1999	Changes made on: PCMCIA card sample circuitry part list: R27 added.				
Mar. 1999	Changes made on: S/T modules part numbers and manufacturers.				
Feb. 1999	Changes made on: CLKDEL register bit description.				
Aug. 1998	Changes made on: DMA access in processor mode, Register bit description of				
-	GCI/IOM2 bus section: Auxiliary channel handling, B_MODE register bit				
	description.				
July 1998	PCMCIA card part list: Values of D4, D5, D7 and D8 changed				



Cologne Chip AG Eintrachtstrasse 113 D-50668 Köln Germany

Tel.: +49 (0) 221 / 91 24-0 Fax: +49 (0) 221 / 91 24-100 http://www.CologneChip.com http://www.CologneChip.de info@CologneChip.com



Contents

1	Genera	ll description	.6
1.1	App	lications	.7
1.2	Mod	e description	. 8
1.	2.1	ISA-PC mode	
1.	2.2	ISA Plug and Play mode	. 8
1.	2.3	Processor interface modes	
1.	2.4	PCMCIA mode	.9
2	Pin des	scription	10
2.1		PC bus and microprocessor interface	
2.2		interface transmit signals	
2.3		interface receive signals	
2.4		M Interface	
2.5		llator	
2.6		/IOM2 bus interface	
2.7		/IOM2 Timeslot enable signals	
2.8		rupt outputs	
2.9		cellaneous pins	
2.10		ower supply	
2.11		ESET characteristics	
3		onal description	
3.1		PC mode	
3.2		Plug and Play mode	
	2.1	IRQ assignment	
3.	2.2	ISA Plug and Play control registers	
	3.2.2.1	0	
2	3.2.2.2	6 6	
3.	2.3	ISA Plug and Play configuration registers	
	3.2.3.1	I/O port configuration registers	
2	3.2.3.2	Interrupt configuration registers	
	2.4	Writing the Plug and Play configuration EEPROM	
3.3		PC bus interface	
3.4	Proc 4.1	essor mode	
3.5		ICIA mode	
	5.1		
	5.2	Internal HFC-SP register selection	
	5.2 5.3	PCMCIA registers	
	5.5 5.4	CIS programming	
3.6		nal HFC-SP register description	
	6.1	FIFO control registers	
5.	3.6.1.1	FIFO select register.	
	3.6.1.2	-	
3	6.2	Registers of the S/T section	
	6.3	Registers of the GCI/IOM2 bus section	
	6.4	Interrupt and status registers	
3.7		er	
3.8		chdog	
-			



3.9.1 FIFO channel operation	3.9	FIFOs	
3.9.1.2 Automatically D-channel frame repetition	3.	9.1 FIFO channel operation	
3.9.1.3FIFO full condition in send channels. 36 $3.9.1.4$ Receive Channels (B1, B2 and D receive) 37 $3.9.1.5$ FIFO full condition in receive channels 38 $3.9.1.6$ FIFO reset 39 $3.9.2$ Transparent mode of HFC-SP 39 3.0 External SRAM 40 3.11 Connecting an external device to the HFC-SP 41 3.12 Power down considerations 41 3.12 Power down considerations 41 3.13 Configuring test loops 42 4 Register bit description of the FIFO select register 43 4.1 Register bit description of S/T section 43 4.2 Register bit description of CONNECT register 50 4.5 Register bit description of CONNECT register 50 4.5 Register bit description of CONNECT register 50 5 Electrical characteristics 59 6.1 ISA-PC bus or processor access 59 6.3 GCI/OM2 bus clock and data alignment for Mitel ST ^{IM} bus 61 6.4 GCI/OM2 timing 62 $6.4.1$ Master mode 62 $6.4.2$ State malt receiver circuitry 70 7.3 State matrices for NT and TE 71 7.3 State matrices for NT and TE 71 8 State matrices for NT and TE 73 9.1 S/T interface activation/deactivation layer 1 for finite state matrix for NT 71 8.2 Activation/deactivation layer 1 for finit			
3.9.1.4 Receive Channels (B1, B2 and D receive) 37 3.9.1.5 FIFO full condition in receive channels 38 3.9.1.6 FIFO reset 39 3.9.2 Transparent mode of HFC-SP 39 3.10 External SRAM 40 3.11 Connecting an external device to the HFC-SP 41 3.12 Power down considerations 41 3.13 Configuring test loops 42 4 Register bit description of the FIFO select register 43 4.1 Register bit description of S/T section 43 4.2 Register bit description of GCI/IOM2 bus section 47 4.3 Register bit description of ONNECT register 50 4.3 Register bit description of Interrupt, status and control registers 51 5 Electrical characteristics 59 6.1 ISA-PC bus or processor access 59 6.2 SAM access 60 6.3 GCI/IOM2 bus clock and data alignment for Mitel ST TM bus 61 6.4 GCI/IOM2 bus clock and data alignment for Mitel ST TM bus 61 6.4 Access to an external device			
3.9.1.5 FIFO full condition in receive channels 38 3.9.1.6 FIFO reset 39 3.9.2 Transparent mode of HFC-SP 39 3.10 External SRAM 40 3.11 Connecting an external device to the HFC-SP 41 3.12 Power down considerations 41 3.12 Power down considerations 41 3.12 Configuring test loops 42 4 Register bit description of the FIFO select register 43 4.1 Register bit description of S/T section 43 4.2 Register bit description of CCI/IOM2 bus section 47 4.4 Register bit description of CONNECT register 50 4.5 Register bit description of CONNECT register 50 5 Electrical characteristics 56 6 Timing characteristics 56 6.1 ISA-PC bus or processor access 59 6.1 SACUM2 Sacess 6.4 GCUM2 bus clock and data alignment for Mitel ST TM bus 61 6.4 GCUM2 bus clock and data alignment for Mitel ST TM bus 61 6.4			
3.9.1.6 FIFO reset 39 3.9.2 Transparent mode of HFC-SP 39 3.10 External SRAM 40 3.11 Connecting an external device to the HFC-SP 41 3.12 Power down considerations 41 3.13 Configuring test loops 42 4 Register bit description 43 4.1 Register bit description of the FIFO select register 43 4.2 Register bit description of S/T section 43 4.3 Register bit description of COI/OM2 bus section 47 4.4 Register bit description of COI/OM2 bus section 47 4.4 Register bit description of COI/OM2 bus section 47 4.4 Register bit description of COI/OM2 bus section 47 4.4 Register bit description of COI/OM2 bus section 51 5 Electrical characteristics 59 6.1 ISA-PC bus or processor access 59 6.2 SRAM access 60 6.4 GCI/OM2 bus clock and data alignment for Mitel ST TM bus 61 6.4 GCI/OM2 timing 62 6.4.1		3.9.1.4 Receive Channels (B1, B2 and D receive)	
3.9.2Transparent mode of HFC-SP. 39 3.10 External SRAM 40 3.11 Connecting an external device to the HFC-SP. 41 3.12 Power down considerations. 41 3.13 Configuring test loops. 42 4Register bit description 43 4.1 Register bit description of the FIFO select register 43 4.2 Register bit description of S/T section 43 4.3 Register bit description of GCI/I0M2 bus section 47 4.4 Register bit description of CONNECT register 50 4.5 Register bit description of CONNECT register 50 4.5 Register bit description of interrupt, status and control registers 51 5 Electrical characteristics 56 6 Timing characteristics 59 6.1 ISA-PC bus or processor access 59 6.2 SRAM access 60 6.3 GCI/IOM2 bus clock and data alignment for Mitel ST TM bus 61 6.4 GCI/IOM2 bus clock and data alignment for Mitel ST TM bus 61 6.4 Access to an external device 65 7 S/T interface circuitry. 66 7.1 ELEPROM circuitry. 70 7.4 ELEPROM circuitry. 70 7.4 ELEPROM circuitry. 70 7.4 ELEPROM circuitry. 70 7.4 ELEPROM circuitry. 71 8 State matrices for NT and TE. 71 8 State matrices for NT		3.9.1.5 FIFO full condition in receive channels	
3.10External SRAM403.11Connecting an external device to the HFC-SP413.12Power down considerations413.13Configuring test loops424Register bit description434.1Register bit description of the FIFO select register434.2Register bit description of S/T section434.3Register bit description of CO/INECT register504.4Register bit description of CO/INECT register504.5Register bit description of Interrupt, status and control registers515Electrical characteristics566Timing characteristics596.1ISA-PC bus or processor access596.2SRAM access606.3GCI/IOM2 bus clock and data alignment for Mitel ST TM bus616.4GCI/IOM2 timing626.4.1Master mode626.4.2Slave mode636.5EEPROM access646.6Access to an external device657S/T interface circuitry707.4EEPROM circuitry707.5State matrices for NT and TE718.1S/T interface activation/deactivation layer 1 for finite state matrix for NT718.2Activation/deactivation layer 1 for finite state matrix for NT718.2Activation/deactivation layer 1 for finite state matrix for NT718.2Activation/deactivation layer 1 for finite state matrix for NT71 <t< td=""><td></td><td>3.9.1.6 FIFO reset</td><td></td></t<>		3.9.1.6 FIFO reset	
3.11 Connecting an external device to the HFC-SP 41 3.12 Power down considerations 41 3.13 Configuring test loops 42 4 Register bit description 43 4.1 Register bit description of the FIFO select register 43 4.2 Register bit description of GCI/IOM2 bus section 43 4.3 Register bit description of CONNECT register 50 4.4 Register bit description of ICONNECT register 50 4.5 Register bit description of ICONNECT register 50 4.5 Register bit description of INT section 47 5 Electrical characteristics 56 6 Timing characteristics 56 6.1 ISA-PC bus or processor access 59 6.2 SRAM access 69 6.3 GCI/IOM2 bus clock and data alignment for Mitel ST TM bus 61 6.4 GCI/IOM2 bus clock and data alignment for Mitel ST TM bus 61 6.4 GCI/IOM2 bus clock and excess 63 6.5 EEPROM access 64 6.6 Access to an external device 65 <tr< td=""><td>3.</td><td></td><td></td></tr<>	3.		
3.12 Power down considerations 41 3.13 Configuring test loops 42 4 Register bit description of the FIFO select register 43 4.1 Register bit description of ST section 43 4.2 Register bit description of SCI/IOM2 bus section 47 4.3 Register bit description of CONNECT register 50 4.5 Register bit description of Interrupt, status and control registers 51 5 Electrical characteristics 59 6.1 ISA-PC bus or processor access 59 6.2 SRAM access 60 6.3 GCI/IOM2 bus clock and data alignment for Mitel ST TM bus 61 6.4 GCI/IOM2 bus clock and data alignment for Mitel ST TM bus 61 6.4 GCI/IOM2 timing 62 6.4.1 Master mode 62 6.4.2 Slave mode 63 6.5 EEPROM access 64 6.6 Access to an external device 65 7 S/T interface circuitry 66 7.3 Oscillator circuitry 70 7.4 EEPROM circuitry <	3.10		
3.13Configuring test loops424Register bit description of the FIFO select register434.1Register bit description of SC Section434.2Register bit description of GCI/IOM2 bus section474.4Register bit description of CONNECT register504.5Register bit description of Interrupt, status and control registers515Electrical characteristics596.1ISA-PC bus or processor access596.2SRAM access606.3GCI/IOM2 bus clock and data alignment for Mitel ST TM bus616.4GCI/IOM2 tuning626.5EEPROM access646.6Access to an external device657S/T interface circuitry667.1External receiver circuitry707.3Oscillator circuitry707.4EEPROM circuitry708State matrices for NT and TE718.1S/T interface activation/deactivation layer 1 for finite state matrix for NT718.1S/T interface activation/deactivation layer 1 for finite state matrix for NT739.1S/T frame structure739.2Clock synchronisation in NT-mode7510.2Clock synchronisation in TE-mode76	3.11	Connecting an external device to the HFC-SP	41
4 Register bit description 43 4.1 Register bit description of S/T section 43 4.2 Register bit description of S/T section 43 4.3 Register bit description of CONNECT register 50 4.4 Register bit description of CONNECT register 50 4.5 Register bit description of CONNECT register 50 5 Electrical characteristics 56 6 Timing characteristics 59 6.1 ISA-PC bus or processor access 59 6.2 SRAM access 60 6.3 GCU/IOM2 bus clock and data alignment for Mitel ST TM bus 61 6.4 Master mode 62 6.4.1 Master mode 62 6.4.2 Slave mode 63 6.5 EEPROM access 64 6.6 Access to an external device 66 7.1 External receiver circuitry 66 7.2 External receiver circuitry 70 7.3 Oscillator circuitry 70 7.4 EPROM circuity 70 7.5 State matrices f			41
4.1Register bit description of the FIFO select register434.2Register bit description of S/T section434.3Register bit description of CUIOM2 bus section474.4Register bit description of CONNECT register504.5Register bit description of interrupt, status and control registers515Electrical characteristics596.1ISA-PC bus or processor access596.2SRAM access606.3GCUIOM2 bus clock and data alignment for Mitel ST TM bus616.4GCUIOM2 tus clock and data alignment for Mitel ST TM bus616.4.1Master mode626.4.2Slave mode636.5EEPROM access646.6Access to an external device657S/T interface circuitry667.1External transmitter circuitry677.3Oscillator circuitry707.4EEPROM circuitry708State matrices for NT and TE718.1S/T interface activation/deactivation layer 1 for finite state matrix for NT718.1S/T frame structure739.1S/T frame structure739.2Clock synchronisation7510.2Clock synchronisation in TE-mode75	3.13	Configuring test loops	
4.1Register bit description of the FIFO select register434.2Register bit description of S/T section434.3Register bit description of CUIOM2 bus section474.4Register bit description of CONNECT register504.5Register bit description of interrupt, status and control registers515Electrical characteristics596.1ISA-PC bus or processor access596.2SRAM access606.3GCUIOM2 bus clock and data alignment for Mitel ST TM bus616.4GCUIOM2 tus clock and data alignment for Mitel ST TM bus616.4.1Master mode626.4.2Slave mode636.5EEPROM access646.6Access to an external device657S/T interface circuitry667.1External transmitter circuitry677.3Oscillator circuitry707.4EEPROM circuitry708State matrices for NT and TE718.1S/T interface activation/deactivation layer 1 for finite state matrix for NT718.1S/T frame structure739.1S/T frame structure739.2Clock synchronisation7510.2Clock synchronisation in TE-mode75	4	Register bit description	
4.2 Register bit description of S/T section 43 4.3 Register bit description of GCUIOM2 bus section 47 4.4 Register bit description of CONNECT register 50 4.5 Register bit description of interrupt, status and control registers 51 5 Electrical characteristics 56 6 Timing characteristics 59 6.1 ISA-PC bus or processor access 59 6.2 SRAM access 60 6.3 GCUIOM2 bus clock and data alignment for Mitel ST TM bus 61 6.4 GCUIOM2 tuning 62 6.4.1 Master mode 62 6.4.2 Slave mode 63 6.5 EEPROM access 64 6.6 Access to an external device 65 7 S/T interface circuitry 66 7.1 External transmitter circuitry 67 7.3 Oscillator circuitry 70 7.4 EEPROM circuitry 70 8 State matrices for NT and TE 71 8.1 S/T interface activation/deactivation layer 1 for finite state matrix for NT 71 </td <td></td> <td></td> <td></td>			
4.3Register bit description of GCI/IOM2 bus section474.4Register bit description of CONNECT register504.5Register bit description of interrupt, status and control registers515Electrical characteristics566Timing characteristics596.1ISA-PC bus or processor access596.2SRAM access606.3GCI/IOM2 bus clock and data alignment for Mitel ST TM bus616.4GCI/IOM2 timing626.4.1Master mode626.4.2Slave mode636.5EEPROM access646.6Access to an external device657S/T interface circuitry667.2External receiver circuitry707.4EEPROM circuitry707.4EEPROM circuitry707.4EEPROM circuitry708State matrices for NT and TE718.1S/T frame structure739Binary organisation of the frames739.1Clock synchronisation7510.2Clock synchronisation in NT-mode7510.2Clock synchronisation in TE-mode76	4.2		
4.4Register bit description of CONNECT register504.5Register bit description of interrupt, status and control registers515Electrical characteristics566Timing characteristics596.1ISA-PC bus or processor access596.2SRAM access606.3GCI/IOM2 bus clock and data alignment for Mitel ST^{TM} bus616.4GCI/IOM2 turing626.4.1Master mode626.4.2Slave mode636.5EEPROM access646.6Access to an external device657S/T interface circuitry667.1External receiver circuitry677.3Oscillator circuitry708State matrices for NT and TE718.1S/T interface activation/deactivation layer 1 for finite state matrix for NT718.2Activation/deactivation layer 1 for finite state matrix for NT718.2Activation/deactivation layer 1 for finite state matrix for NT739.2GCI frame structure739.3S/T frame structure739.4Clock synchronisation7510.1Clock synchronisation in NT-mode7510.2Clock synchronisation in TE-mode76	4.3		
4.5Register bit description of interrupt, status and control registers515Electrical characteristics566Timing characteristics596.1ISA-PC bus or processor access596.2SRAM access606.3GCI/IOM2 bus clock and data alignment for Mitel ST^{TM} bus616.4GCI/IOM2 timing626.4.1Master mode626.4.2Slave mode636.5EEPROM access646.6Access to an external device657S/T interface circuitry667.1External receiver circuitry667.2External transmitter circuitry677.3Oscillator circuitry708State matrices for NT and TE718.1S/T interface activation/deactivation layer 1 for finite state matrix for NT718.2Activation/deactivation layer 1 for finite state matrix for NT739.1S/T frame structure739.2GCI frame structure739.1Clock synchronisation7510.1Clock synchronisation in NT-mode7510.2Clock synchronisation in TE-mode76	4.4		
6Timing characteristics596.1ISA-PC bus or processor access596.2SRAM access606.3GCI/IOM2 bus clock and data alignment for Mitel ST^{TM} bus616.4GCI/IOM2 timing626.4.1Master mode626.4.2Slave mode636.5EEPROM access646.6Access to an external device657S/T interface circuitry667.1External receiver circuitry667.2External receiver circuitry707.4EEPROM circuitry708State matrices for NT and TE718.1S/T interface activation/deactivation layer 1 for finite state matrix for NT718.2Activation/deactivation layer 1 for finite state matrix for NT739.1S/T frame structure739.2GCI frame structure7410Clock synchronisation7510.1Clock synchronisation in NT-mode7510.2Clock synchronisation in TE-mode76	4.5		
6Timing characteristics596.1ISA-PC bus or processor access596.2SRAM access606.3GCI/IOM2 bus clock and data alignment for Mitel ST^{TM} bus616.4GCI/IOM2 timing626.4.1Master mode626.4.2Slave mode636.5EEPROM access646.6Access to an external device657S/T interface circuitry667.1External receiver circuitry667.2External receiver circuitry707.4EEPROM circuitry708State matrices for NT and TE718.1S/T interface activation/deactivation layer 1 for finite state matrix for NT718.2Activation/deactivation layer 1 for finite state matrix for NT739.1S/T frame structure739.2GCI frame structure7410Clock synchronisation7510.1Clock synchronisation in NT-mode7510.2Clock synchronisation in TE-mode76	5	Electrical characteristics	56
6.1 ISA-PC bus or processor access 59 6.2 SRAM access 60 6.3 GCI/IOM2 bus clock and data alignment for Mitel ST TM bus. 61 6.4 GCI/IOM2 timing 62 6.4.1 Master mode 62 6.4.1 Master mode 62 6.4.1 Master mode 62 6.4.2 Slave mode 63 6.5 EEPROM access 64 6.6 Access to an external device 65 7 S/T interface circuitry 66 7.1 External receiver circuitry 66 7.2 External transmitter circuitry 70 7.3 Oscillator circuitry 70 7.4 EEPROM circuitry. 70 8 State matrices for NT and TE 71 8.1 S/T interface activation/deactivation layer 1 for finite state matrix for NT 71 8.1 S/T interface activation/deactivation layer 1 for finite state matrix for NT 73 9.1 S/T frame structure 73 9.2 GCI frame structure 74 10 Clock synchronisati	3		
6.2 SRAM access 60 6.3 GCI/IOM2 bus clock and data alignment for Mitel ST TM bus 61 6.4 GCI/IOM2 timing 62 6.4.1 Master mode 62 6.4.2 Slave mode 63 6.5 EEPROM access 64 6.6 Access to an external device 65 7 S/T interface circuitry. 66 7.1 External receiver circuitry 66 7.2 External receiver circuitry 67 7.3 Oscillator circuitry 70 7.4 EEPROM circuitry 70 8 State matrices for NT and TE 71 8.1 S/T interface activation/deactivation layer 1 for finite state matrix for NT 71 8.1 S/T interface activation/deactivation layer 1 for finite state matrix for NT 71 8.2 Activation/deactivation layer 1 for finite state matrix for NT 73 9.1 Binary organisation of the frames 73 9.2 GCI frame structure 74 10 Clock synchronisation. 75 10.2 Clock synchronisation in NT-mode 75 </td <td></td> <td></td> <td></td>			
6.3 GCI/IOM2 bus clock and data alignment for Mitel ST TM bus. 61 6.4 GCI/IOM2 timing 62 6.4.1 Master mode 62 6.4.2 Slave mode 63 6.5 EEPROM access 64 6.6 Access to an external device 65 7 S/T interface circuitry. 66 7.1 External receiver circuitry 66 7.2 External transmitter circuitry 67 7.3 Oscillator circuitry 70 7.4 EEPROM circuitry 70 8 State matrices for NT and TE 71 8.1 S/T interface activation/deactivation layer 1 for finite state matrix for NT 71 8.2 Activation/deactivation layer 1 for finite state matrix for NT 72 9 Binary organisation of the frames 73 9.1 S/T frame structure 74 10 Clock synchronisation. 75 10.2 Clock synchronisation in NT-mode 75 10.2 Clock synchronisation in TE-mode 76			
6.4 GCI/IOM2 timing 62 6.4.1 Master mode 62 6.4.2 Slave mode 63 6.5 EEPROM access 64 6.6 Access to an external device 65 7 S/T interface circuitry 66 7.1 External receiver circuitry 66 7.2 External transmitter circuitry 67 7.3 Oscillator circuitry 70 7.4 EEPROM circuitry 70 8 State matrices for NT and TE 71 8.1 S/T interface activation/deactivation layer 1 for finite state matrix for NT 71 8.2 Activation/deactivation layer 1 for finite state matrix for NT 73 9 Binary organisation of the frames 73 9.2 GCI frame structure 74 10 Clock synchronisation 75 10.1 Clock synchronisation in NT-mode 75 10.2 Clock synchronisation in TE-mode 76			
6.4.1 Master mode 62 6.4.2 Slave mode 63 6.5 EEPROM access 64 6.6 Access to an external device 65 7 S/T interface circuitry 66 7.1 External receiver circuitry 66 7.2 External receiver circuitry 67 7.3 Oscillator circuitry 70 7.4 EEPROM circuitry 70 8 State matrices for NT and TE 71 8.1 S/T interface activation/deactivation layer 1 for finite state matrix for NT 71 8.2 Activation/deactivation layer 1 for finite state matrix for NT 71 8.2 Activation/deactivation layer 1 for finite state matrix for TE 72 9 Binary organisation of the frames 73 9.2 GCI frame structure 74 10 Clock synchronisation 75 10.1 Clock synchronisation in NT-mode 75 10.2 Clock synchronisation in TE-mode 76			
6.4.2Slave mode636.5EEPROM access646.6Access to an external device657S/T interface circuitry667.1External receiver circuitry667.2External transmitter circuitry677.3Oscillator circuitry707.4EEPROM circuitry708State matrices for NT and TE718.1S/T interface activation/deactivation layer 1 for finite state matrix for NT718.2Activation/deactivation layer 1 for finite state matrix for NT739.1S/T frame structure739.2GCI frame structure7410Clock synchronisation7510.1Clock synchronisation in NT-mode7510.2Clock synchronisation in TE-mode76		e	
6.5EEPROM access646.6Access to an external device657S/T interface circuitry667.1External receiver circuitry667.2External transmitter circuitry677.3Oscillator circuitry707.4EEPROM circuitry708State matrices for NT and TE718.1S/T interface activation/deactivation layer 1 for finite state matrix for NT718.2Activation/deactivation layer 1 for finite state matrix for NT718.1S/T frame structure739Binary organisation of the frames739.2GCI frame structure7410Clock synchronisation in NT-mode7510.2Clock synchronisation in TE-mode76			
6.6Access to an external device			
7S/T interface circuitry			
7.1External receiver circuitry667.2External transmitter circuitry677.3Oscillator circuitry707.4EEPROM circuitry708State matrices for NT and TE718.1S/T interface activation/deactivation layer 1 for finite state matrix for NT718.2Activation/deactivation layer 1 for finite state matrix for NT718.3Binary organisation of the frames739.1S/T frame structure739.2GCI frame structure7410Clock synchronisation7510.1Clock synchronisation in NT-mode7510.2Clock synchronisation in TE-mode76	6.6	Access to an external device	
7.2External transmitter circuitry677.3Oscillator circuitry707.4EEPROM circuitry708State matrices for NT and TE718.1S/T interface activation/deactivation layer 1 for finite state matrix for NT718.2Activation/deactivation layer 1 for finite state matrix for TE729Binary organisation of the frames739.1S/T frame structure739.2GCI frame structure7410Clock synchronisation7510.1Clock synchronisation in NT-mode7510.2Clock synchronisation in TE-mode76	7	S/T interface circuitry	66
7.3Oscillator circuitry707.4EEPROM circuitry708State matrices for NT and TE718.1S/T interface activation/deactivation layer 1 for finite state matrix for NT718.2Activation/deactivation layer 1 for finite state matrix for TE729Binary organisation of the frames739.1S/T frame structure739.2GCI frame structure7410Clock synchronisation7510.1Clock synchronisation in NT-mode7510.2Clock synchronisation in TE-mode76	7.1	External receiver circuitry	66
7.4EEPROM circuitry	7.2	External transmitter circuitry	67
8State matrices for NT and TE718.1S/T interface activation/deactivation layer 1 for finite state matrix for NT718.2Activation/deactivation layer 1 for finite state matrix for TE729Binary organisation of the frames739.1S/T frame structure739.2GCI frame structure7410Clock synchronisation7510.1Clock synchronisation in NT-mode7510.2Clock synchronisation in TE-mode76	7.3	Oscillator circuitry	70
8.1S/T interface activation/deactivation layer 1 for finite state matrix for NT718.2Activation/deactivation layer 1 for finite state matrix for TE729Binary organisation of the frames739.1S/T frame structure739.2GCI frame structure739.1Clock synchronisation7510.1Clock synchronisation in NT-mode7510.2Clock synchronisation in TE-mode76	7.4	EEPROM circuitry	70
8.1S/T interface activation/deactivation layer 1 for finite state matrix for NT718.2Activation/deactivation layer 1 for finite state matrix for TE729Binary organisation of the frames739.1S/T frame structure739.2GCI frame structure739.1Clock synchronisation7510.1Clock synchronisation in NT-mode7510.2Clock synchronisation in TE-mode76	8	State matrices for NT and TE	
8.2Activation/deactivation layer 1 for finite state matrix for TE729Binary organisation of the frames739.1S/T frame structure739.2GCI frame structure7410Clock synchronisation7510.1Clock synchronisation in NT-mode7510.2Clock synchronisation in TE-mode76			
9Binary organisation of the frames739.1S/T frame structure739.2GCI frame structure7410Clock synchronisation7510.1Clock synchronisation in NT-mode7510.2Clock synchronisation in TE-mode76			
9.1S/T frame structure739.2GCI frame structure7410Clock synchronisation7510.1Clock synchronisation in NT-mode7510.2Clock synchronisation in TE-mode76		-	
9.2GCI frame structure7410Clock synchronisation7510.1Clock synchronisation in NT-mode7510.2Clock synchronisation in TE-mode76			
10Clock synchronisation			
10.1Clock synchronisation in NT-mode	9.2		
10.2 Clock synchronisation in TE-mode			
		•	
11 HFC-SP package dimensions	10.2	Clock synchronisation in TE-mode	76
	11	HFC-SP package dimensions	77



12	Sample circuitries with HFC-SP7	/8
12.1	ISDN ISA PnP PC card	18
12.2	ISDN PCMCIA card	31

Figures

Figure 1: HFC-SP block diagram	7
Figure 2: Pin Connection	
Figure 3: FIFO Organisation (shown for B-channel, similar for D-channel)	
Figure 4: FIFO Data Organisation	
Figure 5: Connecting an external device to the HFC-SP	41
Figure 6: Function of the CONNECT register bits	
Figure 7: GCI/IOM2 bus clock and data alignment	
Figure 8: External receiver circuitry	
Figure 9: External transmitter circuitry	
Figure 10: Oscillator Circuitry	
Figure 11: EEPROM circuitry	
Figure 12: Frame structure at reference point S and T	
Figure 13: Single channel GCI format	74
Figure 14: Clock synchronisation in NT-mode	75
Figure 15: Clock synchronisation in TE-mode	
Figure 16: HFC-SP package dimensions	

Tables

Table 1: Mode selection	8
Table 2: Selected I/O address after reset	17
Table 3: DMA access in processor mode	
Table 4: SRAM and FIFO size	
Table 5: S/T module part numbers and manufacturer	
Table 6: Activation/deactivation layer 1 for finite state matrix for NT	71
Table 7: Activation/deactivation layer 1 for finite state matrix for TE	72

Timing Diagrams

Timing diagram 1: ISA-PC bus or microprocessor access	59
Timing diagram 2: SRAM access	
Timing diagram 3: GCI/IOM2 timing	62
Timing diagram 4: EEPROM access	
Timing diagram 5: Access to an external device	



Features

- One chip ISDN-S-controller with B- and D-channel HDLC support
- O Independent Read and Write HDLC-Channels for 2 ISDN B-channels and one ISDN D-channel
- **O** B1 and B2 transparent mode independently selectable
- FIFO-size: 4x 7.5 KByte (B-channel) and 2x 512 Byte (D-channel)
- max. 31 HDLC frames (B-channel) and 15 HDLC frames (D-channel) per channel and direction in FIFO
- 56 kbit/s restricted mode for U.S. ISDN lines selectable
- full I.430 ITU S/T ISDN support in TE and NT mode for 3.3V and 5V supply
- O B1+B2 HDLC mode
- PCM30 interface configurable to interface MITEL ST[™] bus (MVIP[™]), Siemens IOM2[™] or GCI[™] for interface to U-chip or external codecs
- O direct 8 bit ISA-PC bus interface with buffers for ISA-databus
- integrated ISA Plug and Play (Windows 95 Spec.)
- O only 2 I/O addresses used on ISA-PC bus
- O one of 7 interrupt channels on ISA-PC bus selectable by software
- O integrated PCMCIA interface
- Motorala bus and Siemens/Intel bus
- Simple access to PCM30 interface for tone synthetisation
- Timer with interrupt and watchdog capability in processor mode
- 3-5V supply voltage
- O rectangular QFP 100 case

1 General description

The HFC-SP is an ISDN S/T HDLC basic rate controller for so called "passive" ISDN PC cards with integrated S/T interface and PCM30 highway interface. It only needs an external SRAM to form a high performance ISDN PC card. Most problems with passive ISDN PC cards as small FIFOs and massive interrupt load for the host CPU are overcome by the HFC-SP. So we call ISDN cards with the HFC-SP "semi-active".

Additionally the HFC-SP can be used as a microprocessor peripheral in non-PC applications.

The ultra deep FIFOs of the HFC-SP are realized with an external SRAM. Also an industrial standard serial interface for telecom peripheral ICs is implemented. Codecs are normally connected to this interface.



1.1 Applications

- O ISDN PC card
- **O** ISDN terminal adapter
- O ISDN smart NTs
- **O** ISDN PABX
- O ISDN modems




Figure 1: HFC-SP block diagram

1.2 Mode description

The HFC-SP has 6 different bus modes, which can be selected by the lines MODE, ALE and IIOSEL0-IIOSEL3. Depending on the selected mode the function of several pins is different (see: Pin description).

MODE	ALE	IIOSEL03	Selected mode
NC	GND	≠0	ISA-PC mode (mode 1)
NC	VDD	all 0	processor mode (mode 2)
NC	GND	all 0	processor mode (mode 3)
NC	pulse	all 0	processor mode (mode 4)
GND	GND	*)	ISA Plug and Play mode (mode 5)
VDD	GND	*)	PCMCIA mode (mode 6)

Table 1: Mode selection

NC = not connected (leave pin open)

*)	IIOSEL0:	EE_SCL	Clock of external EEPROM
	IIOSEL1:	EE_SDA	Serial data of external EEPROM
	IIOSEL2:	SA10	ISA-bus address bit 10
	IIOSEL3:	SA11	ISA-bus address bit 11

1.2.1 ISA-PC mode

Mode 1: $ALE = GND, IIOSEL3-0 \neq 0000, MODE = NC$

In mode 1 the HFC-SP is addressed by two successive port addresses on the ISA-PC bus. The port address is selected by the lines SA0 - SA9.

The address with SA0='1' is for register selection and the address with SA0='0' is used for data read/write (see also: 3.1).

1.2.2 ISA Plug and Play mode

Mode 5: ISA Plug and Play mode is selected by: ALE = GND and MODE = GND

In mode 5 the HFC-SP is addressed by two successive port addresses on the ISA-PC bus. The port address is selected by the lines SA0 - SA11.

The address with SA0='1' is for register selection and the address with SA0='0' is used for data read/write (see also: 3.2).



1.2.3 Processor interface modes

The processor modes are selected by IIOSEL3-0 = '0000' and MODE left open. In all processor modes line SA6 must be connected to GND.

Mode 2:	Motorola bus with control signals /CS, R/W, /DS is selected by setting ALE to VDD.
Mode 3:	Siemens/Intel bus with seperated address bus and databus and control signals /CS, /WR, /RD is selected by setting ALE to GND.
Mode 4:	Intel bus with multiplexed address and databus with control signals /CS, /WR, /RD, ALE. ALE latches the address. The address lines SA0-SA7 must be connected to the data lines BD0-BD7 (except SA6 which must be connected to GND).

The lines SA0-SA7 (except SA6) are used for direct addressing the internal registers of the HFC-SP (see also 3.4).

1.2.4 PCMCIA mode

Mode 6: PCMCIA mode is selected by: ALE = GND and MODE = VDD

In mode 6 the HFC-SP is addressed by two successive port addresses. The port address is selected by the lines SA0 - SA11.

The address with SA0='1' is for register selection and the address with SA0='0' is used for data read/write (see also: 3.5).



2 Pin description




Figure 2: Pin Connection

Pin No.	Pin Name	<u>I</u> nput	Mode	Function
		<u>O</u> utput		
				Mode/initial I/O address select
1	IIOSEL0	I ^{u)}	1,2,3,4	bit 0
	EE_SCL	O ^{e)}	5,6	Clock of external EEPROM
2	IIOSEL1	Ι	1,2,3,4	Mode/initial I/O address select bit 1
	EE_SDA	I/O ^{e)}	5,6	Serial data of external EEPROM
3	IIOSEL2	I ^{u)}	1,2,3,4	Mode/initial I/O address select bit 2
	SA10		5,6	Address bit 10
4	IIOSEL3	I ^{u)}	1,2,3,4	Mode/initial I/O address select bit 3
	SA11		5,6	Address bit 11
				Register/ISA-PC address bus
5	SA0	Ι	all	Address bit 0
6	SA1	Ι	all	Address bit 1
7	SA2	Ι	all	Address bit 2
8	SA3	Ι	all	Address bit 3
9	SA4	Ι	all	Address bit 4

2.1 ISA-PC bus and microprocessor interface

^{u)} internal pull up

e) external pull up resistor required (see Figure 11 on page 70)

Pin No.	Pin Name	<u>I</u> nput Output	Mode	Function
10	SA5	I	all	Address bit 5
11	SA6	Ι	all	Address bit 6
				(SA6 must be connected to GND in processor mode)
12	SA7	Ι	all	Address bit 7
13	SA8	Ι	1,5,6	Address bit 8
	/DMAAK0	Ι	2,3,4	DMA acknowledge channel 0
				Direct access to GCI/IOM2 bus AUX1 channel data
				register (low active)
14	SA9	Ι	1,5,6	address bit 9
	/DMAAK1	Ι	2,3,4	DMA acknowledge channel 1
				direct access on GCI/IOM2 bus AUX2 channel
				dataregister (low active)

d important!

If DMA acknowledge signals /DMAAK0 and /DMAAK1 are active, the function of the read/write enables is inverted. This means a read command on the controller databus writes the AUX-Channel register and a write command reads the register. The address on the address bus (SA0-SA7) is ignored.

			1	
15	/AEN	Ι	1,5	PC bus address enable
	/CE1	Ι	6	Card enable (low active)
	/CS	Ι	2,3,4	chipselect low active
16	IOCHRDY	O ¹⁾	1,5	I/O channel ready
	/WAIT	O ¹⁾	2,3,4	low active wait signal for external processor
	/WAIT	O ¹⁾	6	Extended bus cycle (low active)
17	/IOR	Ι	1,3,4,5	I/O read enable
	/IORD	Ι	6	I/O read (low active)
	/DS	Ι	2	I/O data strobe
18	/IOW	Ι	1,3,4,5	I/O write enable
	/IOWR	Ι	6	I/O write (low active)
	R/W	Ι	2	Read/Write select (WR='0')
21	BD0	I/O	all	Databus bit 0 (LSB)
22	BD1	I/O	all	Databus bit 1
23	BD2	I/O	all	Databus bit 2
24	BD3	I/O	all	Databus bit 3
25	BD4	I/O	all	Databus bit 4
26	BD5	I/O	all	Databus bit 5
27	BD6	I/O	all	Databus bit 6
28	BD7	I/O	all	Databus bit 7 (MSB)

oane

¹⁾ open drain, external pull up resistor required



Pin No.	Pin Name	<u>I</u> nput <u>O</u> utput	Mode	Function
31	BUSDIR	0	1,2,3,4,5	Databus direction signal for external busdriver
				'0' BD0-BD7 are outputs
	/INPACK	Ο	6	Input port acknowledge (low active)
32	ALE	Ι		Address latch enable
				ALE is also used for mode selection of the HFC-SP.
				See Mode selection on page 8 for detailed
				information.
49	MODE	Ι		Mode selection
				See Mode selection on page 8 for detailed
				information.

2.2 S/T interface transmit signals

Pin No.	Pin Name	<u>I</u> nput <u>O</u> utput	Function
34	TX2_HI	0	Transmit output 2
35	/TX1_LO	0	GND driver for transmitter 1
36	/TX_EN	0	Transmit enable
37	/TX2_LO	0	GND driver for transmitter 2
38	TX1_HI	0	Transmit output 1

See also: 7.2 External transmitter circuitry.

2.3 S/T interface receive signals

43	R2	Ι	Receive data 2
44	LEV_R2	Ι	Level detect for R2
45	LEV_R1	Ι	Level detect for R1
46	R1	Ι	Receive data 1
48	ADJ_LEV	0	Levelgenerator

See also: 7.1 External receiver circuitry.



2.4 SRAM Interface

Pin No.	Pin Name	<u>I</u> nput <u>O</u> utput	Function
50	(DD)	T/O	SRAM data bus
53	SRD0	I/O	SRAM data bit 0 (LSB)
54	SRD1	I/O	SRAM data bit 1
55	SRD2	I/O	SRAM data bit 2
56	SRD3	I/O	SRAM data bit 3
57	SRD4	I/O	SRAM data bit 4
58	SRD5	I/O	SRAM data bit 5
59	SRD6	I/O	SRAM data bit 6
60	SRD7	I/O	SRAM data bit 7 (MSB)
			SRAM address bus
63	SRA0	0	SRAM address bus bit 0 (LSB)
64	SRA1	0	SRAM address bus bit 1
65	SRA2	0	SRAM address bus bit 2
66	SRA3	0	SRAM address bus bit 3
67	SRA4	0	SRAM address bus bit 4
68	SRA5	0	SRAM address bus bit 5
69	SRA6	0	SRAM address bus bit 6
70	SRA7	0	SRAM address bus bit 7
71	SRA8	Ο	SRAM address bus bit 8
72	SRA9	0	SRAM address bus bit 9
74	SRA10	0	SRAM address bus bit 10
75	SRA11	0	SRAM address bus bit 11
76	SRA12	0	SRAM address bus bit 12
77	SRA13	0	SRAM address bus bit 13
78	SRA14	0	SRAM address bus bit 14 (MSB)
			SRAM control signals
50	/SRRD	0	Read strobe to external device
79	/SRCS	0	SRAM chip select
80	/SRWR	0	SRAM write enable

2.5 Oscillator

82	OSC_IN	Ι	Oscillator input or quarz connection 12.288 MHz or 24.576 MHz
83	OSC_OUT	0	Oscillator output or quarz connection



2.6 GCI/IOM2 bus interface

Pin No.	Pin Name	<u>I</u> nput <u>O</u> utput	Mode	Function
85	C4IO	I/O ^{u)}	all	4.096 Mhz clock
				GCI/IOM2 bus clock master: output
				GCI/IOM2 bus clock slave: input (reset default)
86	F0IO	I/O ^{u)}	all	Frame synchronisation, 8kHz pulse for GCI/IOM2
				bus frame synchronisation
				GCI/IOM2 bus master: output
				GCI/IOM2 bus slave: input (reset default)
87	STIO1	I/O ^{u)}	all	GCI/IOM2 bus databus I
				Slotwise programmable as input or output
88	STIO2	I/O ^{u)}	all	GCI/IOM2 bus databus II
				Slotwise programmable as input or output

u) internal pull up

2.7 GCI/IOM2 Timeslot enable signals (e. g. for PCM codecs)

91	F1_A	0	all	enable signal for external CODEC A
				Programmable as positive (reset default) or negative
				pulse.
92	F1_B	0	1,2,3,4,6	enable signal for external CODEC B
				Programmable as positive (reset default) or negative
				pulse.
	IRQ_G	0	5	PC bus interrupt request G



2.8 **Interrupt outputs**

Pin No.	Pin Name	<u>I</u> nput Output	Mode	Function
94	IRQ_A	I/O	1,5,6	PC bus interrupt request A or interrupt input from external device (see: CIRM register bit description)
	/IRQ_P	O ¹⁾	2,3,4	processor interrupt request low active
95	IRQ_B	0	1,5	PC bus interrupt request B
	/IREQ	0	6	Interrupt request (low active)
	IRQ_P	O ²⁾	2,3,4	processor interrupt request high active
96	IRQ_C	0	1,5,6	PC bus interrupt request C
	/WD_RES	O ¹⁾	2,3,4	Watchdog expired, external reset low active
97	IRQ_D	0	1,5	PC bus interrupt request D
	/OE	Ι	6	Output enable (low active)
	WD_RES	O ²⁾	2,3,4	Watchdog expired, external reset high active
98	IRQ_E	0	1,5	PC bus interrupt request E
	/WE	Ι	6	Write enable (low active)
	DMARQ0	0	2,3,4	DMA request AUX1 channel register (high active)
99	IRQ_F	0	1,5	PC bus interrupt request F
	/REG	Ι	6	Register select and I/O enable (low active)
	DMARQ1	0	2,3,4	DMA request AUX2 channel register (high active)

1)

open drain, external pull up resistor required open source, external pull down resistor required 2)

2.9 Miscellaneous pins

100	RESET	Ι	all	Reset for HFC-SP (high active)

2.10 Power supply

Pin No.	Pin Name	Function
19, 30, 41, 42, 51, 61, 84, 89	VDD	VDD (+3V to +5V)
20, 29, 33, 39, 40, 47, 52, 62,	GND	GND
73, 81, 90, 93		

d important!

All power supply pins VDD must be directly connected to each other. Also all pins GND must be directly connected to each other.

To keep VDD and GND bounce to a minimum a bypass capacitor (10 nF to 100 nF) should be placed between each pair of VDD/GND pins.

2.11 **RESET characteristics**

The reset signal (hardware reset or software reset) must be active for at least 4 clock cycles.

The GCI/IOM2 bus lines STIO1, STIO2 and the interrupt lines are in tristate mode after a reset.

The HFC-SP is in slave mode after reset. C4IO and F0IO are inputs.

In the processor modes DMARQ1 and DMARQ2 are inactive ('0').

The S/T state machine is stuck to '0' after reset. This means the HFC-SP does not react to any signal on the S/T interface before the S/T state machine is initialised.

The registers' initial values are described in the Register bit description (section 4 of this data sheet).

After RESET the HFC-SP is in an initialisation cycle and is therefor busy for a maximum of 160 clock cycles.



3 Functional description

3.1 ISA-PC mode

ISA-PC mode is selected by MODE = NC, ALE = GND and IIOSEL0.. $3 \neq 0$.

The HFC-SP occupies two consecutive addresses in the I/O map of a PC if it is in ISA-PC mode. It decodes only the 10 lower address lines as most slot cards do on the ISA-PC bus. The base I/O address is 2 byte aligned so the lower of both addresses is the one with SA0 = 0 and the higher address is the one with SA0 = 1.

After every hardware reset (RESET = 1) the I/O address select circuit inside the HFC-SP is in hardware mode. In this mode the HFC-SP can not be accessed until it is initialised to an I/O address.

At first one of 15 different I/O addresses must be selected by the 4 inputs IIOSEL0 .. IIOSEL3 as Table 2 shows:

IIOSEL	Selected I/O address
3210	
0000	processor mode
0001	2E0h
0010	2D0h
0011	210h
0100	2C0h
0101	200h
0110	2F8h
0111	2E8h
1000	2B0h
1001	3E0h
1010	320h
1011	278h
1100	310h
1101	330h
1110	300h
1111	3E8h

Table 2: Selected I/O address after reset

The hardware selected I/O address might have an address collision with another I/O device in the PC.

After a hardware reset (RESET = 1) you must first write an I/O address into the HFC-SP to set the I/O address for every further access to the device.

The procedure is as follows:

First you must write the lower 8 bits of the new I/O address you want into the lower address (SA0 = 0) of the hardware selected I/O address. The LSB of the new address is a don't care bit because the HFC-SP always occupies two I/O addresses.



Then the additional 2 bits of the new I/O address have to be written into the higher address (SA0 = 1) of the hardware selected I/O address. The other 6 bits in the byte must have a special pattern to switch over to the software selected address mode. This pattern must be 0101 01**aa**, whereby **aa** are the 2 higher address bits.

e.g.: wanted I/O address: 3A4h / 3A5h

IIOSEL(3:0): 0001 then hardware selected I/O address is: $2E0h = 10\ 1110\ 0000\ b$

write the value A4h or A5h into 2E0h	=	1010	010x	b	
write the value 57h into 2E1h	=	0101	01	b	pattern
			11	b	address
		0101	0111	b	
x = don't care					

All further accesses to the HFC-SP can only be done on the addresses 3A4h / 3A5h. Only a hardware reset will switch back the HFC-SP into hardware selected address mode.

d hint:

It's useful to solve a possible address conflict by programming the I/O address as early as possible. It is recommendable to set the address with a simple .SYS driver in a DOS environment.

3.2 ISA Plug and Play mode

To select ISA Plug and Play mode the pins MODE and ALE must both be connected to GND. The HFC-SP needs two consecutive addresses in the I/O map of a PC for operation. Usually also one IRQ line is used. The following section describes how to configure the HFC-SPs interrupts.

3.2.1 IRQ assignment

The IRQ lines are disabled after a hardware reset.

The IRQ assigned by the PnP BIOS can be read from register CHIP_ID (16h), bits [3:0]. Bits [2:0] of the CIRM register have to be set according to the hardware wiring on the PCB and the IRQ number assigned by the PnP BIOS.

3.2.2 ISA Plug and Play control registers

3.2.2.1 Card level control regsisters

Plug and Play control register	<u>R</u> ead <u>W</u> rite	Accessable in state	Description
address			
00h	W	Isolation state Config state ^{*)}	Set read data port address register . Bits[7:0] become bits[9:2] of the port's I/O address. Bits[11:10] are hardwired to 00b and bits[1:0] are hardwired to 11b.
01h	r	Isolation state	Serial isolation register . Used to read the serial identifier during the card isolation process.
02h	W	Sleep state, Isolation state, Config state	 Configuration control register. Bits[7:3] are reserved and must be zero. The defined bits are: 0 Reset Bit. When set to one, resets all of the card's configuration registers to their default state. The CSN is not affected. 1 Return to wait for key state. When set to one, all cards return to wait for key state. Their CSNs and configuration registers are not affected. This command is issued after all cards have been configured and activated. 2 Reset CSN to zero. When set to one, all cards reset their CSN to zero. All bits are automatically cleared by the hardware.
03h	W	Sleep state, Isolation state, Config state	 Wake command register. Writing a CSN to this register has the following effects: If the value written is 00h, all cards in the sleep state with a CSN=00h go to the isolation state. Any card in configure state (CSN not 00h) goes to the sleep state. If the value written is not 00h, any card in the sleep state with a matching CSN goes to configure state. Any card in the isolation state goes to sleep state. Any write to a card's wake command register with a match on its CSN causes the pointer to the serial identifier.

*) This is an extension to the Plug and Play Specification



Plug and Play control register address	<u>R</u> ead <u>W</u> rite	Accessable in state	Description
04h	r	Config state	Resource data register. This register is used to read the device's recource data. Each time that a read is performed from this register a byte of the resource data is returned and the resource data pointer is incremented. Prior to reading each byte, the programmer must read from the status register to determine if the next byte is available for reading from the resource data register. The card's serial identifier and checksum must be read prior to accessing the resource requirement list via this register.
05h	r	Config state	Status register. Prior to reading the next byte of the device's resource data, the programmer must read from this register and check bit 0 for a one. This is the resource data byte available bit. Bits[7:1] are reserved.
06h	r/w	Isolation state ^{*)} , Config state	Card select number (CSN) register. The configuration software uses the CSN register to assign a unique ID to the card. The CSN is then used to wake up the card's configuration logic whenever the configuration program must access its configuration registers.
07h	r	Config state	Logical device number register. The number in this register points to the logical device the next commands will operate on. The HFC-SP only supports one logical device. This register is hardwired to all zeros.

*) only if the isolation process is finished; the last card remains in isolation state until a CSN is assigned.



Plug and Play	Read	Accessable in state	Description		
control register	<u>W</u> rite				
address					
30h	r/w	Config state	Activate register. Setting bit 0 to a one activates the		
			card on the ISA bus. When cleared, the card cannot		
			respond to any ISA bus transactions (other than		
			accesses to its Plug and Play configuration ports).		
			Reset clears bit 0. Bits[7:1] are reserved and return		
			zeros when read.		
			The HFC-SP only supports one logical device, so it is		
			not necessary to write the logical device number into		
			the card's logical device number register prior to		
			writing to this register.		
31h	r/w	Config state	I/O range check register.		
			Bit(s) Description		
			7:2 Reserved, return zero when read		
			1 When set to one, enables I/O range checking		
			and disables it when cleared to zero. When		
			enabled, bit 0 is used to select a pattern for the		
			logical device to return.		
			This bit is only valid if the logical device is		
			deactivated (see Activate register).		
			0 When set, the logical device returns 55h in		
			response to any read from the logical device's		
			assigned I/O space. When cleared, AAh is		
			returned.		

3.2.2.2 Logical device control registers

3.2.3 ISA Plug and Play configuration registers

3.2.3.1 I/O port configuration registers

Plug and Play configuration register address	<u>R</u> ead <u>W</u> rite	Accessable in state	Description
60h	r/w	Config state	I/O decoder 0 base address upper byte.
			I/O port base address bits[15:8]. *)
61h	r/w	Config state	I/O decoder 0 base address lower byte.
			I/O port base address bits[7:0]. *)

*) Only bits[11:0] are checked by the HFC-SP's internal address decoder in PnP mode.



3.2.3.2 I	Interrupt	configuration	registers
-----------	-----------	---------------	-----------

Plug and Play configuration register address	<u>R</u> ead <u>W</u> rite	Accessable in state	Description
70h	r/w	Config state	IRQ select configuration register 0. Bits[3:0] specify the sleceted IRQ number. Bits[7:4] are reserved.
71h	r/w	Config state	IRQ type configuration register 0. Bits[1:0] are ignored. Bits[7:2] are reserved.

d important!

All registers not implemented return 00h when read except the DMA configuration registers 74h and 75h. These two registers return 04h when read. This means no DMA channel has been selected.

3.2.4 Writing the Plug and Play configuration EEPROM

The EEPROM Writing Spec. is only available on special request to avoid destruction of configuration information by not authorized programs or software viruses.



3.3 ISA-PC bus interface

The HFC-SP only uses 2 I/O addresses with SA0 switching between data or control information in ISA-PC mode and ISA Plug and Play mode. As normal only 10 bits of the ISA-PC bus address are used for I/O address selection in ISA-PC mode. In ISA Plug and Play mode 12 bits are decoded by the address decoder.

SA0	/IOR	/IOW	/AEN	Operation
Х	Х	Х	1	no access
Х	1	1	Х	no access
0	0	1	0	read data
0	1	0	0	write data
1	0	1	0	read status
1	1	0	0	write control

X = don't care

important! ALE must be connected to GND and at least one of the IIOSEL0-3 must be '1' or open!

The HFC-SP has no memory or DMA access to any component on the ISA-PC bus.

Because of its power drive characteristic it needs no external driver for the ISA-PC bus data lines.

If necessary an external bus driver can be added. In this case the output BUSDIR determines the driver direction.

BUSDIR = 1 means that data is driven into the HFC-SP; BUSDIR = 0 means that the HFC-SP is read and data is driven to the external bus.



3.4 Processor mode

Processor mode is selected by MODE = NC and IIOSEL0..3=0.

In the microprocessor mode the HFC-SP uses 256 I/O addresses (SA0 - SA7).

/IOR /DS	/IOW R/W	/CS	ALE	Operation	Mode
Х	X	1	X	no access	all
1	1	X	X	no access	all
0	1	0	1	read data	2
0	0	0	1	write data	2
0	1	0	0	read data	3
1	0	0	0	write data	3
0	1	0	0*)	read data	4
1	0	0	0*)	write data	4

X = don't care

*) 1-pulse latches I/O address.

All registers are directly accessable by their I/O address (see register description).

Except in mode 4 ALE is assumed to be stable after a RESET.

d important!

For write accesses to the HFC-SP the data lines must be stable and valid **before** /IOW or /DS get low (see also: Timing diagram 1 on page 59). With Intel compatible processors it may be neccessary to delay the /IOW or /DS signals.



3.4.1 DMA access in processor mode

In processor mode a simple DMA access to the auxiliary channels of the GCI/IOM2 interface is possible. This is useful for tone synthetisation or for voice recording. DMAREQ is asserted every 125 μ s. DMAREQ is reset when /DMAAK is active.

d note

If DMA acknowledge signals /DMAAK0 and /DMAAK1 are active, the function of the read/write enables is inverted. This means a read command on the controller databus writes the AUX-Channel register and a write command reads the register. The address on the address bus (SA0-SA7) is ignored.

Mode	/DMAAK0	/DMAAK1	/CS	ALE	/IOR /DS	/IOW R/W	Function
2,3,4	1	1	Х	Х	Х	Х	no DMA
2	0	1	X	1	Х	1	DMA write AUX1
2	1	0	Х	1	Х	1	DMA write AUX2
3	0	1	X	0	0	1	DMA write AUX1
3	1	0	X	0	0	1	DMA write AUX2
4	0	1	X	0*)	0	1	DMA write AUX1
4	1	0	Х	0*)	0	1	DMA write AUX2

Table 3: DMA access in processor mode

^{*)} 1-pulse latches I/O address.

dimportant!

If DMA is not used /DMAAK0 and /DMAAK1 must be connected to VDD.



3.5 PCMCIA mode

3.5.1 Internal HFC-SP register selection

The HFC-SP occupies two consecutive addresses in the I/O map. The base I/O address must be 2 byte aligned so the lower of both addresses is the one with SA0 = 0 and the higher address is the one with SA0 = 1. The lines SA1 to SA11 are don't care. The registers of the HFC-SP are selected by writing the registers' address to the higher I/O address (SA0=1). Registers are read/written by reading/writing the base I/O address (SA0=0).

3.5.2 Attribute memory

After hardware reset the card's information structure (CIS) is copied from the EEPROM to even numbered addresses of the SRAM starting with 0000h (288 byte are occupied for the CIS). To avoid accesses in this phase the /WAIT signal is active.

3.5.3 PCMCIA registers

Configuration Option Register (COR):

Register address: 400h in Configuration Memory

D7	D6	D5	D4	D3	D2	D1	D0
SRESET	LevIREQ	Configuration Index					
	1						

The fields are as follows:

SRESET	SRESET card. Setting this bit to one places the card in the reset state. This bit
	must be cleared to zero by the user.
LevIREQ	This bit is not implemented and returns always 1 when read to indicate usage of
	level mode interrupts.
Configuration Index	Configuration Index.
	Bit 0 must be set to 1 to enable I/O accesses to the HFC-SP.
	Bit 5 must be set to 1 to write data to the EEPROM.



Card Configuration and Status Register (CSR): Register address: 402h in Configuration Memory

D7	D6	D5	D4	D3	D2	D1	D0
Changed	SigChg	IOis8	Rsvd	Audio	PwrDwn	Intr	Rsvd
0	0	1	0	0	0		0

The fields are as follows:

Changed	Unimplemented and return 0 when read.
SigChg	
Rsvd	
Audio	
PwrDwn	
IOis8	Unimplemented and return 1 when read to indicate an 8 bit data path.
Intr	Internal state of interrupt request (IREQ).

3.5.4 CIS programming

The EEPROM Programming Spec. is only available on special request to avoid destruction of configuration information by not authorized programs or software viruses.



3.6 Internal HFC-SP register description

In ISA-PC mode, ISA Plug and Play mode and PCMCIA mode all registers are selected by writing the register address into the Control Internal Pointer (CIP) register. This is done by writing the HFC-SP on the higher I/O address (SA0 = 1).

All consecutive read or write data accesses (SA0 = 0) are done with the selected register until the CIP register is changed.

In processor mode all registers can be directly accessed. The registers are selected by SA0 - SA7.

3.6.1 FIFO control registers

The FIFO control registers are used to select and control the FIFOs of the HFC-SP. In processor mode the value is the address which directly selects the corresponding register.

The FIFO register selection is independent of the B- or D-channel FIFO number. The FIFO is selected by the FIFO select register.

3.6.1.1 FIFO select register

CIP / I/O-address		Name	r/w	Function
00010000	10h	FIF_SEL	W	FIFO selection

3.6.1.2 FIFO registers

CIP / I/O-address		Name	r/w	Function
100000xx	80h	FIF_Z1L	r	FIFO input counter (Z1) low byte
100001xx	84h	FIF_Z1H	r	FIFO input counter (Z1) high byte
100010xx	88h	FIF_Z2L	r	FIFO output counter (Z2) low byte
100011xx	8Ch	FIF_Z2H	r	FIFO output counter (Z2) high byte
101010xx	A8h	FIF_INC_F1 ^{*)}	r	read this register to increment frame counter F1
101011xx	ACh	FIF_DWR	W	data write into FIFO and increment Z1
101100xx	B0h	FIF_F1	r	FIFO input HDLC frame counter (F1)
101101xx	B4h	FIF_F2	r	FIFO output HDLC frame counter (F2)
101110xx	B8h	FIF_INC_F2 ^{*)}	r	read this register to increment frame counter F2
101111xx	BCh	FIF_DRD	r	data read out of FIFO and increment Z2

*) only in HDLC mode; In transparent mode (see also: 3.9.2) the frame counters F1 and F2 must not be incremented.



dimportant!

FIFO change, FIFO reset and F1/F2 incrementation

Changing the FIFO, reseting the FIFO or incrementing the frame counters causes a short BUSY period of the HFC-SP. This means an access to FIFO control registers is NOT allowed until BUSY status is reset (bit 0 of STATUS register). This has a maximum duration of 25 clock cycles (2μ s). Status, interrupt and control registers can be read and written at any time.



3.6.2 Registers of the S/T section

CIP / I/O-address	Name	r/w	Function
00110000 30h	STATES	r/w	State of the TE/NT state machine
00110001 31h	SCTRL	W	S/T control register
00110010 32h	SCTRL_E	W	S/T control register (extended)
00110011 33h	SCTRL_R	W	receive enable for B-channels
00110100 34h	SQ_REC SQ_SEND	r w	receive register for S/Q bits send register for S/Q bits
00110111 37h	CLKDEL	W	setup of the delay time between receive and send direction (TE) receive data sample time (NT)
00111100 3Ch	B1_REC ^{*)} B1_SEND ^{*)}	r w	B1-channel receive register B1-channel transmit register
00111101 3Dh	B2_REC ^{*)} B2_SEND ^{*)}	r w	B2-channel receive register B2-channel transmit register
00111110 3Eh	D_REC ^{*)} D_SEND ^{*)}	r w	D-channel receive register D-channel transmit register
00111111 3Fh	E_REC*)	r	E-channel receive register

*) These registers are read/written automatically by the HDLC FIFO controller (HFC) or GCI/IOM2 bus controller and need not be accessed by the user. To read/write data the FIFO registers should be used.



3.6.3 Registers of the GCI/IOM2 bus section

GCI/IOM2 bus timeslot selection registers

CIP / I/O-address	Name	r/w	Function
00000010 02h	C/I	r/w	C/I command/indication register
00000011 03h	TRxR	r	Monitor Tx ready handshake
00001010 0Ah	MON1_D	r/w	first monitor byte second monitor byte
00001011 0Bh	MON2_D	r/w	

GCI/IOM2 bus timeslot selection registers

CIP / I/O-address	Name	r/w	Function
00100000 20h	B1_SSL	w	B1-channel transmit slot (031)
00100001 21h	B2_SSL	w	B2-channel transmit slot (031)
00100010 22h	AUX1_SSL	w	AUX1-channel transmit slot (031)
00100011 23h	AUX2_SSL	w	AUX2-channel transmit slot (031)
00100100 24h	B1_RSL	w	B1-channel receive slot (031)
00100101 25h	B2_RSL	w	B2-channel receive slot (031)
00100110 26h	AUX1_RSL	W	AUX1-channel receive slot (031)
00100111 27h	AUX2_RSL	W	AUX2-channel receive slot (031)

GCI/IOM2 bus data registers

CIP / I/O-address		Name	r/w	Function
00101000	28h	$B1_D^{*)}$	r/w	GCI/IOM2 bus B1-channel data register
00101001	29h	$B2_D^{*)}$	r/w	GCI/IOM2 bus B2-channel data register
00101010	2Ah	AUX1_D**)	r/w	AUX1-channel data register
00101011	2Bh	AUX2_D**)	r/w	AUX2-channel data register

*) These registers are read/written automatically by the HDLC FIFO controller (HFC) or by the S/T controller and need not be accessed by the user.

^{**}) These registers can also be accessed by DMA



GCI/IOM2 bus configuration registers

CIP / I/O-a	ddress	Name	r/w	Function
00101101	2Dh	MST_EMOD	W	extended mode register for GCI/IOM2 bus
00101110	2Eh	MST_MODE	W	mode register for GCI/IOM2 bus
00101111	2Fh	CONNECT	W	connect functions for S/T, HFC, GCI/IOM2

3.6.4 Interrupt and status registers

CIP / I/O addro	ess Name	r/w	Function
00010010 121	n TRM	W	transparent mode interrupt mode register
00010011 131	B_MODE	W	mode of B-channels
00010110 16h	n CHIP_ID	r	register for chip and PnP interrupt identification
00011000 181	n CIRM	W	interrupt selection and softreset register
00011001 191	n CTMT	W	transparent mode and timer control register
00011010 1A	h INT_M1	W	interrupt mask register 1
00011011 1B	h INT_M2	W	interrupt mask register 2
00011110 1E	n INT_S1	r	interrupt status register 1
00011111 1Ft	n INT_S2	r	interrupt status register 2
00011100 1C	h STATUS	r	common status register



3.7 Timer

The HFC-SP includes a timer with interrupt capability. The timer counts F0IO pulses. So the timer counter is incremented every $125\mu s$. It can be reset by bit 7 of of the CTMT register. Furthermore the timer is reset at every HFC-SP access when bit 5 of the CTMT register is set. Seven different timer values can be selected.

3.8 Watchdog (only available in processor mode)

The watchdog outputs of the HFC-SP are activated if the timer interrupt bit is active (not reset by reading INT_S1) and the timer elapses a second time.

The reset of the timer counter itself and the watchdog value can be programmed in the CTMT register. In automatic reset mode the watchdog/timer is reset by every access to the HFC-SP.



3.9 FIFOs

There are 6 FIFOs with 6 HDLC-Controllers in the HFC-SP. The HDLC circuits are located on the S/T device side of the HFC-SP. So always plain data is stored in the FIFO. Zero insertion and deletion is done in HDLC mode:

- if the data goes to the S/T or GCI/IOM device in send FIFOs and
- when the HDLC data comes from the S/T device or GCI/IOM2 bus in receive operation.

There are a send and a receive FIFO for each of the two B-channels and for the D-channel.

The FIFOs are realized as ring buffers in the external SRAM. To control them there are some counters.

	B-channel	D-channel
Z1: FIFO input counter	13 Bit	9 Bit
Z2: FIFO output counter	13 Bit	9 Bit

Each counter points to a byte position in the SRAM. On a FIFO input operation Z1 is incremented. On an output operation Z2 is incremented.

After every pulse on the F0IO signal two HDLC-bytes are written into the S/T interface (FIFOs No. 0 and 2) and two HDLC-bytes are read from the S/T interface (FIFOs No. 1 and 3). D-channel data is handled in a similar way but only 2 bits are processed.

important! Instead of the S/T interface also GCI/IOM2 bus is selectable for each B-channel (see CONNECT register).

If Z1 = Z2 the FIFO is empty.

Additionally there are two counters F1 and F2 for every FIFO channel (5Bit for B-channel, 4Bit for D-channel). They count the HDLC-frames in the FIFOs and form a ring buffer as Z1 and Z2 do, too.

F1 is incremented when a complete frame has been received and stored in the FIFO. F2 is incremented when a complete frame has been read from the FIFO.

If F1 = F2 there is no complete frame in the FIFO.

When the RESET line is active or software reset is active Z1, Z2, F1 and F2 are all initialized to all 1s.

The access to a FIFO is selected by writing the FIFO number into the FIFO select register (FIF_SEL).



dimportant!

FIFO change, FIFO reset and F1/F2 incrementation

Changing the FIFO, reseting the FIFO or incrementing the frame counters causes a short BUSY period of the HFC-SP. This means an access to FIFO control registers is NOT allowed until BUSY status is reset (bit 0 of STATUS register). This has a maximum duration of 25 clock cycles (2μ s). Status, interrupt and control registers can be read and written at any time.

d important!

The counter state 0200h of the Z-counters follows counter state 1FFFh in the B-channel FIFOs. If 8k RAM mode is selected counter state 1A00h of the Z-counters follows counter state 1FFFh in the B-channel FIFOs.

The counter state 000h of the Z-counters follows counter state 1FFh in the D-channel FIFOs.

The counter state 00h of the F-counters follows counter state 1Fh in the B-channel FIFOs. The counter state 10h of the F-counters follows counter state 1Fh in the D-channel FIFOs.

3.9.1 FIFO channel operation




Figure 3: FIFO Organisation (shown for B-channel, similar for D-channel)



3.9.1.1 Send channels (B1, B2 and D transmit)

The send channels send data from the host bus interface to the FIFO and the HFC-SP converts the data into HDLC code and transfers it from the FIFO into the S/T or/and the GCI/IOM2 bus interface write registers.

The HFC-SP checks Z1 and Z2. If Z1=Z2 (FIFO empty) the HFC-SP generates a HDLC-Flag (01111110) and sends it to the S/T device. In this case Z2 is not incremented. If also F1=F2 only HDLC flags are sent to the S/T interface and all counters remain unchanged. If the frame counters are unequal F2 is incremented and the HFC-SP tries to send the next frame to the output device. After the end of a frame (Z2 reaches Z1) it automatically generates the 16 bit CRC checksum and adds the ending flag. If there is another frame in the FIFO (F1 \neq F2) the F2 counter is incremented.

With every byte being sent from the host bus side to the FIFO Z1 is incremented automatically. If a complete frame has been sent F1 must be incremented to send the next frame. If the frame counter F1 is incremented also the Z-counters may change because Z1 and Z2 are functions of F1 and F2. So there are Z1(F1), Z2(F1), Z1(F2) and Z2(F2) (see Figure 3).

Z1(F1) is used for the frame which is just written from the PC-bus side. Z2(F2) is used for the frame which is just beeing transmitted to the S/T device side of the HFC-SP. Z1(F2) is the end of frame pointer of the current output frame.

In the send channels F1 is only changed from the PC interface side if the software driver wants to say ,,end of send frame". Then the current value of Z1 is stored, F1 is incremented and Z1 is used as start address of the next frame. Z1(F2) and Z2(F2) can not be accessed.

3.9.1.2 Automatically D-channel frame repetition

The D-channel send FIFO has a special feature. If the S/T interface signals a D-channel contention before the CRC is sent the Z2 counter is set to the starting address of the current frame and the HFC-SP tries to repeat the frame automatically.

d important!

The HFC-SP begins to transmit the bytes from a FIFO at the moment the FIFO is changed or the F1 counter is incremented. Also changing to the FIFO that is already selected starts the transmission. So by selecting the same FIFO again transmission can be started.

3.9.1.3 FIFO full condition in send channels

Due to the limited number of registers in the HFC-SP the driver software must maintain a list of frame start and end addresses to calculate actual FIFO size and check FIFO full condition. Because there are a maximum of 32 frame counter values and the start address of a frame is the incremented value of the end address of the last frame the memory table must have only 32 values of 16 bits (13 bits) instead of 64.

Remember that an increment of Z-value 1FFFh is 0200h in the B-channels!



There are two different FIFO full conditions. The first one is met when the FIFO contents comes up to 31 frames (B-channel) or 15 frames (D-channel). There is no possibility for the HFC-SP to manage more frames even if the frames are very small.

The second limitation is the size of the FIFO which is 512 byte for the D-channel and 7.5 KByte for the B-channels.

3.9.1.4 Receive Channels (B1, B2 and D receive)

The receive channels receive data from the S/T or GCI/IOM2 bus interface read registers. The data is converted from HDLC into plain data and sent to the FIFO. The data can then be read via the host bus interface.

The HFC-SP checks the HDLC data coming in. If it finds a flag or more than 5 consecutive 1s it does not generate any output data. In this case Z1 is not incremented. Proper HDLC data being received is converted by the HFC-SP into plain data. After the ending flag of a frame the HFC-SP checks the HDLC CRC checksum. If it is correct one byte with all 0s is inserted behind the CRC data in the FIFO named STAT. This last byte of a frame in the FIFO is different from all 0s if there is no correct CRC field at the end of the frame.




Figure 4: FIFO Data Organisation

The ending flag of a HDLC-frame can also be the starting flag of the next frame.

After a frame is received completely F1 is incremented by the HFC-SP automatically and the next frame can be received.



After reading a frame via the host bus interface F2 must be incremented. If the frame counter F2 is incremented also the Z-counters may change because Z1 and Z2 are functions of F1 and F2. So there are Z1(F1), Z2(F1), Z1(F2) and Z2(F2) (see Figure 3).

Z1(F1) is used for the frame which is just received from the S/T device side of the HFC. Z2(F2) is used for the frame which is just beeing transmitted to the host bus interface. Z1(F2) is the end of frame pointer of the current output frame.

To calculate the length of the current receive frame the software has to evaluate Z1-Z2+1. When Z2 reaches Z1 the complete frame has been read.

In the receive channels F2 must be incremented from the host interface side after the software detects an end of receive frame (Z1=Z2) and F1 \neq F2. Then the current value of Z2 is stored, F2 is incremented and Z2 is copied as start address of the next frame. If Z1 = Z2 and F1 = F2 the FIFO is totally empty. Z1(F1) can not be accessed.

d important!

Before reading a FIFO a change FIFO operation (see also: FIF_SEL register) must be done even if the desired FIFO is already selected. The change FIFO operation is required to update the internal buffer of the HFC-SP. Otherwise the first byte of the FIFO will be taken from the internal buffer and may be invalid.

3.9.1.5 FIFO full condition in receive channels

Because the ISDN-B-channels and the ISDN-D-channels have no hardware based flow control there is no possibility to stop input data if a receive FIFO is full.

So there is no FIFO full condition implemented in the HFC-SP. The HFC-SP assumes that the FIFOs are so deep that the host processor hard- and software is able to avoid any overflow of the receive FIFOs. Overflow conditions are again more than 31 input frames (15 frames for D-channel) or a real overflow of the FIFO because of excessive data.

Because HDLC procedures only know a window size of 7 frames no more than 7 frames are sent without software intervention. Due to the great size of the FIFOs of the HFC-SP it is easy to poll the HFC-SP even in large time intervalls without having to fear a FIFO overflow condition.

However to avoid any undetected FIFO overflows the software driver should check the number of frames in the FIFO which is F1-F2. An overflow exists if the number (F1-F2) is less than the number in the last reading even if there was no reading of a frame in between.

After a detected FIFO overflow condition this FIFO must be reset by setting the FIFO reset bit in the CIRM register.



3.9.1.6 FIFO reset

All counters Z1, Z2, F1 and F2 of all FIFOs are initialized to all 1s after a RESET.

Then the result is Z1 = Z2 = 1FFFh and F1 = F2 = 1Fh for the B-channels and Z1 = Z2 = 1FFh and F1 = F2 = 1Fh for the D-channel.

Please mask bit 4 of D-channel from counter F1, F2.

The same initialisation is done if the bit 3 in the CIRM register is set (soft reset).

Individual FIFOs can be reset by bit 7 of CIRM register.

3.9.2 Transparent mode of HFC-SP

You can switch off HDLC operation for each B-channel independently. There is one bit for each B-channel in the CTMT control register. If this bit is set data in the FIFO is sent directly to the S/T or GCI/IOM2 bus interface and data from the S/T or GCI/IOM2 bus interface is sent directly to the FIFO.

Be sure to switch into transparent mode only if F1=F2. Being in transparent mode the Fx counters remain unchanged. Z1 and Z2 are the input and output pointers respectively. Because F1=F2 both Z-counters are always accessable and have valid data.

Because always one Z-counter is changed by the HFC-SP and only 8 bits of a counter can be read at a time the counter should be read twice to check for a counter incrementation between low and high byte accesses.

If a send FIFO channel changes to FIFO empty condition no CRC is generated and the last data byte written into the FIFO is repeated until there is new data.

In receive channels there is no check on flags or correct CRCs and no status byte is added.

The byte bounderies are not arbitrary like in HDLC mode where byte synchronisation is achieved with HDLC-flags. The data is just the same as it comes from the S/T or GCI/IOM2 bus interface or is sent to this.

Send and receive transparent data can be handled in two ways. The usual way is transporting B-channel data with the LSB first as it is usual in HDLC mode. The second way is sending the bytes in reverse bit order as it is usual for PWM data. So the first bit is the MSB. The bit order can be reversed by setting bit 7 of the FIF_SEL register when the FIFO is selected.



3.10 External SRAM

For the FIFO data an 32K x 8 external SRAM is used. A 8K x 8 external SRAM is also possible but not recommended.

The required access time is 80 ns or below. For the double clock mode (24.576 MHz) it is 40ns or below.

1024 Bytes of the external SRAM are reserved for internal HFC-SP use.

External SRAM	B-channel FIFO size per channel and direction	D-channel FIFO size per direction
8K x 8	1536 Bytes	512 Bytes
32K x 8	7680 Bytes	512 Bytes

Table 4: SRAM and FIFO size

To initialise the HFC-S for 8K x 8 SRAM use:

- write 18h to the CIRM register
- wait at least 4 clock cycles
- write 10h to the CIRM register

For all further accesses to the CIRM register bit 4 must be set.

d hint!

If you connect the HFC-SP with the SRAM you can simplify PCB layout if you permutate address lines and data lines. If you connect data lines of the SRAM with data lines of the HFC-SP and SR-address lines of the HFC-SP with address lines of the SRAM you can do this in any order.



3.11 Connecting an external device to the HFC-SP

It is possible to connect an external device parallel to the SRAM to the HFC-SP.




Figure 5: Connecting an external device to the HFC-SP

The external device is accessed when bit 6 in the CIP is set. Then bit[5:0] are the address select lines for the external device.

3.12 Power down considerations

For very low power consumption the oscillator of the HFC-SP can be stopped. Furthermore the external SRAM is disabled (/SR_CS=1). To avoid current generated by floating inputs the data bus of the SRAM and all other inputs must be put to GND or VDD. So it is useful to connect the SRAM data bus to a resistor array of about $1M\Omega$. If the HFC-SP is operated in processor mode the unused interrupt lines (and watchdog lines) should not be left open. They should be connected to VDD or GND over a resistor to reduce current.

If the oscillator is stopped and the awake option is disabled the supply current is reduced to less than 1mA.



3.13 Configuring test loops

For electrical tests of layer 1 it is useful to create a S/T test loop for the B1/B2 channel. The test loop described here transmits the data that has been received on the B1 or B2 channel to the same channel on the S/T interface. To configure this loop the following must be done:

-	write 0Fh to register CLKDEL (37h)	<pre>// Adjust the phase offset between receive and // transmit direction (value depends on the external // circuitry).</pre>
-	write 43h to register SCTRL (31h)	// 03h is to enable B1, B2 at the S/T interface for// transmission// 40h is for TX_LO setup (capacitive line mode)
-	write 00h to register STATES (30h)	<pre>// Release S/T state machine for activation over the // S/T interface by incoming INFO 2 or INFO 4.</pre>
-	write 03h to register SCTRL_R (33h)	// Configure S/T B1 and B2 channel to normal // receive operation.
-	write 36h to register CONNECT (2Fh)	<pre>// Configure CONNECT register for B1/B2 channel // test loop.</pre>
-	write 80h to register B1_SSL (20h)	<pre>// Enable transmit channel for GCI/IOM2 bus, pin // STIO1 is used as output, use time slot #0.</pre>
-	write C0h to register B1_RSL (24h)	<pre>// Enable receive channel for GCI/IOM2 bus, pin // STIO1 is used as input, use time slot #0.</pre>
-	write 81h to register B2_SSL (21h)	<pre>// Enable transmit channel for GCI/IOM2 bus, pin // STIO1 is used as output, use transmission slot #1.</pre>
-	write C1h to register B2_RSL (25h)	<pre>// Enable receive channel for GCI/IOM2 bus, pin // STIO1 is used as input, use time slot #1.</pre>
-	write 01h to register MST_MODE (2Eh)	// Configure HFC-SP as GCI/IOM2 bus master.



4 Register bit description

4.1 Register bit description of the FIFO select register

Name	Addr.	Bits	r/w	Funct	tion		
FIF_SEL	10h	20	W	select	FIFO a	nd opera	ation
				bit 2	bit 1	bit 0	selected operation
				0	0	0	B1 transmit
				0	0	1	B1 receive
				0	1	0	B2 transmit
				0	1	1	B2 receive
				1	Х	0	D transmit
				1	Х	1	D receive
		63		unuse	d, shoul	d be '0'	
		7	W	select	data tra	nsmissi	on bit order
				'0'	normal	l read/w	rite data operation
				'1'	reverse	e bit ord	er read/write data operation

4.2 Register bit description of S/T section

Name	Addr.	Bits	r/w	Function
STATES	30h	30	r	binary value of actual state (NT: Gx, TE: Fx)
(read)		4	r	Frame-Sync ('1'=synchronized)
		5	r	'1' timer T2 expired (NT mode only, see also 8.1 S/T interface activation/deactivation layer 1 for finite state matrix for NT on page 71)
		6	r	'1' receiving INFO0
		7	r	'0' no operation
				'1' in NT mode allows transition from G2 to G3.
				This bit is automatically cleared after the transition.
STATES	30h	30	W	binary value of new state (NT: Gx, TE: Fx)
(write)				(bit 4 must also be set to load the state).
		4	W	 '1' loads the prepared state (bit 30) and stops the state machine. This bit needs to be set for a minimum period of 5.21µs and must be cleared by software. (reset default) '0' enables the state machine (bits 30 are ignored). After writing an invalid state the state machine goes to deactivated state (G1, F2)
		65	W	 '00' no operation '01' no operation '10' start deactivation '11' start activation The bits are automatically cleared after activation/deactivation.
		7	W	'0' no operation'1' in NT mode allows transition from G2 to G3.This bit is automatically cleared after the transition.



d important!

The state machine is stuck to '0' after a reset. Writing a '0' to bit 4 of the STATES register restarts the state machine.

In this state the HFC-SP sends no signal on the S/T-line and it is not possible to activate it by incoming INFOx.

NT mode:

The NT state machine does not change automatically from G2 to G3 if the TE side sends INFO3 frames. This transition must be activated each time by bit 7 of the STATES register.

Fix the NT state machine to state G3 when activated (by writing 13h into STATES register). This prevents deactivation of NT mode S/T interface due to sporadically errors on NT input data.



Name	Addr.	Bits	r/w	Function
SCTRL	31h	0	W	'0' B1 send data disabled (permanent 1 sent in activated states,
				reset default)
				'1' B1 data enabled
		1	W	'0' B2 send data disabled (permanent 1 sent in activated states, reset default)
				'1' B2 data enabled
		2	w	S/T interface mode
		2	w	'0' TE mode (reset default)
				'1' NT mode
		3	***	D-channel priority
		5	W	'0' high priority 8/9 (reset default)
				'1' low priority 10/11
		4		S/Q bit transmission
		4	W	'0' S/Q bit disable (reset default)
				'1' S/Q bit and multiframe enable
		5		
		5	W	1 1 1
		6		
		6	W	TX_LO line setup
				This bit must be configured depending on the used S/T module
				and circuitry to match the 400Ω pulse mask test.
				'0' capacitive line mode (reset default)
		_		'1' non capacitive line mode
		7	W	Power down
				'0' power up, oscillator active (reset default)
				'1' power down, oscillator stopped
				This bit is not cleared by a soft reset.
SCTRL_E	32h	0	W	Power down mode bit
				'0' S/T awake disable (reset default)
				Power up can only be programmed by register access
				(SCTRL bit 7).
				'1' S/T awake enable. Oscillator starts on every non INFO0
				S/T signal.
		1	W	must be '0'
		2	W	Dreset
				'0' normal operation (reset default)
				'1' D bits are forced to '1'
		3	W	D_U enable
				'0' normal operation (reset default)
				'1' D channel is always send enabled regardless of E receive
		4		bit
		4	W	force E=0 (NT mode)
				'0' normal operation (reset default)
		<i>с</i> -		'1' E-bit send is forced to 0
		65	W	must be '0'
		7	W	'1' swap B1 and B2-channel in the S/T interface

Name	Addr.	Bits	r/w	Function
SCTRL_R	33h	0	W	B1-channel receive enable
		1	W	B2-channel receive enable
				'0' B-receive bits are forced to '1'
				'1' normal operation
		72	W	unused
SQ_REC	34h	30	r	TE mode: S bits (bit $3 = S1$, bit $2 = S2$, bit $1 = S3$, bit $0 = S4$)
				NT mode: Q bits (bit $3 = Q1$, bit $2 = Q2$, bit $1 = Q3$,
				bit $0 = Q4$)
		4	r	'1' a complete S or Q multiframe has been received
				Reading SQ_REC clears this bit.
		65	r	not defined
		7	r	'1' ready to send a new S or Q multiframe
				Writing to SQ_SEND clears this bit.
SQ_SEND	34h	30	W	TE mode: Q bits (bit $3 = Q1$, bit $2 = Q2$, bit $1 = Q3$,
				bit $0 = Q4$)
				NT mode: S bits (bit $3 = S1$, bit $2 = S2$, bit $1 = S3$, bit $0 = S4$)
		74	W	not defined
CLKDEL	37h	30	W	TE: 4 bit delay value to adjust the 2 bit delay time between
				receive and transmit direction. The delay of the external
				S/T-interface circuit can be compensated. The lower the
				value the smaller the delay between receive and transmit
				direction (see also Figure 12)
				NT: Data sample point. The lower the value the earlier the
				input data is sampled.
				The steps are 163ns.
		64	W	NT mode only
				early edge input data shaping
				Low pass characteristic of extended bus configurations can be
				compensated. The lower the value the earlier input data pulse is
				sampled. No compensation means a value of 6 (110b). Step size
				is the same as for bits 3-0.
		7	W	unused

d note!

The register is not initialized with a '0' after reset. The register should be initialized as follows before activating the TE/NT state machine: TE mode: 0Dh .. 0Fh NT mode: 6Ch

ogne

hip



4.3 Register bit description of GCI/IOM2 bus section

Timeslots for transmit direction

Name	Addr.	Bits	r/w	Function
B1_SSL	20h	40	W	select GCI/IOM2 bus transmission slot (031)
B2_SSL	21h	5	W	unused
AUX1_SSL	22h	6	W	select GCI/IOM2 bus data lines
AUX2_SSL	23h			'0' STIO1 output
				'1' STIO2 output
		7	W	transmit channel enable for GCI/IOM2 bus
				'0' disable (reset default)
				'1' enable

d important!

Enabling more than one channel on the same slot causes undefined output data.

Timeslots for receive direction

Name	Addr.	Bits	r/w	Function
B1_RSL	24h	40	W	select GCI/IOM2 bus receive slot (031)
B2_RSL	25h	5	W	unused
AUX1_RSL	26h	6	W	select GCI/IOM2 bus data lines
AUX2_RSL	27h			'0' STIO2 is input
				'1' STIO1 is input
		7	W	receive channel enable for GCI/IOM2 bus
				'0' disable (reset default)
				'1' enable

Data registers

Name	Addr.	Bits	r/w	Function
B1_D	28h	07	r/w	read/write data registers for selected timeslot data
B2_D	29h			
AUX1_D	2Ah			
AUX2_D	2Bh			



d note!

Auxiliary channel handling

If the data registers AUX1_D and AUX2_D are not overwritten, the transmisson slots AUX1_SSL and AUX2_SSL mirror the data received in AUX1_RSL and AUX2_RSL slots. This is useful for an internal connection between two CODECs. This mirroring is disabled by setting bit 1 in MST_EMOD register.

In ISA, ISA-PnP and PCMCIA mode: To use the AUX1 channel the address pin SA8 must be '1' at every access to the HFC-SP. To use the AUX2 channel the address pin SA9 must be '1' at every access to the HFC-SP. The PnP information must be set accordingly.

Name	Addr.	Bits	r/w	Function
MST_MODE	2Eh	0	W	GCI/IOM2 bus mode
				'0' slave (reset default) (C4IO and F0IO are inputs)
				'1' master (C4IO and F0IO are outputs)
		1	W	polarity of C4- and C2O-clock
				'0' F0IO is sampled on negative clock transition
				'1' FOIO is sampled on positive clock transition
		2	W	polarity of F0-signal
				'0' F0 positive pulse
				'1' F0 negative pulse
		3	W	duration of F0-signal
				'0' F0 active for one C4-clock (244ns) (reset default)
				'1' F0 active for two C4-clocks (488ns)
		5,4	W	time slot for codec-A signal F1_A
				'00' B1 receive slot
				'01' B2 receive slot
				'10' AUX1 receive slot
				'11' signal C2O \rightarrow pin F1_A (C2O is 2048 kHz clock)
		7,6	W	time slot for codec-B signal F1_B
				'00' B1 receive slot
				'01' B2 receive slot
				'10' AUX1 receive slot
				'11' AUX2 receive slot

The pulse shape and polarity of the codec signals F1_A and F1_B is the same as the pulseshape of the F0IO signal. The polatity of C2O can be changed by bit 1.

RESET sets register MST_MODE to all '0's.




Addr.	Bits	r/w	Function
2Dh	0	w	 slow down C4IO clock adjustment (see Figure 15) '0' C4IO clock is adjusted in the 31th time slot twice for one half clock cycle (reset default) '1' C4IO clock is adjusted in the 31th time slot once for one half clock cycle enable/disable AUX channel mirroring '0' mirror AUX receive to AUX transmit (reset default)
			1'1' disable AUX channel data mirroring
	2	w	unused
	53 6 7	W W W	select D-channel data flow (see also: CONNECT register) destination source bit 3: '0' D-HFC \leftarrow D-S/T '1' D-HFC \leftarrow D-GCI/IOM2 bit 4: '0' D-S/T \leftarrow D-HFC '1' D-S/T \leftarrow D-GCI/IOM2 bit 5: '0' D-GCI/IOM2 \leftarrow D-HFC '1' D-GCI/IOM2 \leftarrow D-S/T unused enable GCI/IOM2 write slots '0' disable GCI/IOM2 write slots; slot #2 and slot #3 may be used for normal data '1' enables slot #2 and slot #3 as master, D- and C/I-channel
02h	30 74	r/w	on read: indication on write: command unused
03h	0 1 52 6	r r r r	reserved '1' Monitor transmitter ready Writing on MON2_D starts transmisssion and resets this bit. reserved STIO2 in STIO1 in
	2Dh 02h	2Dh 0 1 2 53 6 7 02h 30 74 03h 0 1 52	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

RESET sets register MST_EMOD to all '0's.

Name

CONNECT



 \leftarrow B2-GCI/IOM2

 \leftarrow B2-GCI/IOM2

B2-HFC

B2-S/T

 \leftarrow B2-HFC

 \leftarrow

 \leftarrow

4.4 **Register bit description of CONNECT register**

RESET sets CONNECT register to all '0's.

7..6

W

The following figure shows the different options for switching the B-channels with the CONNECT register (similar for D-channel; see MST_EMOD register).

'1'

'1'

'1'

bit 4: '0'

unused

B2-HFC

B2-S/T

B2-S/T

B2-GCI/IOM2

bit 5: '0' B2-GCI/IOM2




Figure 6: Function of the CONNECT register bits



Name	Addr.	Bits	r/w	Function
CIRM	18h	20	W	select IRQ channel in PC mode
				'000' IRQ disable
				'001' IRQ_A
				'010' IRQ_B
				'011' IRQ_C
				'100' IRQ_D
				'101' IRQ_E
				'110' IRQ_F
				'111' IRQ_G (only in ISA PnP mode)
		3	W	soft reset, similar as hardware reset; the registers CIP, CIRM
				and CTMT are not changed so selected I/O address is kept in
				ISA-PC mode. The reset is active until the bit is cleared.
				'0' deactivate reset (reset default)
				'1' activate reset
		4	W	select memory
				'0' 32K x 8 external RAM (reset default)
				'1' 8K x 8 external RAM
		5	W	external interrupt enable
				'0' ext. interrupt disable, IRQ_A is output (reset default)
				'1' ext. interrupt enable IRQ_A is input and ored to IRQ
				output
		6	W	double clock mode (24.576 MHz external oscillator required)
				when set, all RAM accesses are double speed
		7	W	FIFO reset
				The currently selected FIFO is initialised. This bit is
				automatically cleared.

4.5 Register bit description of interrupt, status and control registers



Name	Addr.	Bits	r/w	Function				
CTMT	19h	0	W	HDLC/transparent mode for B1-channel				
				'0' HDLC mode (reset default)				
				'1' transparent mode				
		1	W	HDLC/transparent mode for B2-channel				
				'0' HDLC mode (reset default)				
				'1' transparent mode				
		42	W	select timer and watchdog (bit $4 = MSB$)				
				timer watchdog				
				'000' off off				
				'001' 3.125ms 6.25ms				
				'010' 6.25ms 12.5ms				
				'011' 12.5ms 25ms				
				'100' 25ms 50ms				
				'101' 50ms 100ms				
				'110' 400ms 800ms				
				'111' 800ms 1600ms				
		5	W	timer/watchdog reset mode				
				'0' reset timer/WD by CTMT bit 7 (reset default)				
				'1' automatically reset timer/WD at each access to HFC-SP				
		6	W	ignored				
		7	W	reset timer/WD				
				'1' reset timer/WD				
				This bit is automatically cleared.				
CHIP_ID	16h	30	r	IRQ assigned by the PnP BIOS				
				Bits [2:0] of the CIRM register must be set to the value				
				corresponding to the hardware connected IRQ lines.				
				These bits are only valid in ISA Plug and Play mode.				
		74	r	Chip identification				
				1001b HFC-SP				
B_MODE	13h	10	W	unused				
		2	W	in 64 kbit/s mode: bit is ignored				
				in 56 kbit/s mode: value of the LSB in 7-bit mode				
		3	W	unused				
		4	W	56 kbit/s mode selection bit for B1-channel				
				'0' 64 kbit/s mode (reset default)				
				'1' 56 kbit/s mode				
		5	W	56 kbit/s mode selection bit for B2-channel				
				'0' 64 kbit/s mode (reset default)				
				'1' 56 kbit/s mode				
		6	w	'0' Data not inverted for B1-channel (reset default)				
				'1' Data inverted for B1-channel				
		7	W	'0' Data not inverted for B2-channel (reset default)				
				'1' Data inverted for B2-channel				



Name	Addr.	Bits	r/w	Function	
INT_M1	1Ah	0	W	interrupt mask for channel B1 in transmit direction	
		1	W	interrupt mask for channel B2 in transmit direction	
		2	W	interrupt mask for channel D in transmit direction	
		3	W	interrupt mask for channel B1 in receive direction	
		4	W	interrupt mask for channel B2 in receive direction	
		5	W	interrupt mask for channel D in receive direction	
		6	W	interrupt mask for state change of TE/NT state machine	
		7	W	interrupt mask for timer	

For mask bits a '1' enables and a '0' disables interrupt. RESET clears all bits to '0'.

Name	Addr.	Bits	r/w	Function		
INT_M2	1Bh	0	W	interrupt mask for processing/non processing phase transition		
		1	W	interrupt mask for GCI I-change		
		2	W	interrupt mask for GCI monitor receive		
		3	W	enable for interrupt output ('1' = enable)		
		4	W	interrupt output is reversed		
		5	W	interrupt from external device is reversed		
		76	W	unused		

For mask bits a '1' enables and a '0' disables interrupt. RESET clears all bits to '0'.

Name	Addr.	Bits	r/w	Function		
TRM	12h	10	W	interrupt in transparent mode is generated if Z1 in receive		
				FIFOs or Z2 in transmit FIFOs change from:		
				00: $x xxxx x011 1111 \rightarrow x xxxx x100 0000$		
				01: $x xxxx 0111 1111 \rightarrow x xxxx 1000 0000$		
				10: $x xxx0 1111 1111 \rightarrow x xxx1 0000 0000$		
				11: $x 0111 1111 1111 \rightarrow x 1000 0000 0000$		
		42	W	must be '0'		
		5	W	$E \rightarrow B2$ receive channel		
				When set the E receive channel of the S/T interface is		
				connected to the B2 receive channel.		
		6	W	B1+B2 mode		
				'0' normal operation (reset default)		
				'1' B1+B2 are combined to one HDLC or transparent channel.		
				All settings for data shape and connect are derived from		
				B1.		
		7	w	IOM test loop		
				When set MST output data is looped to the MST input.		



Name	Addr.	Bits	r/w	Function
INT_S1	1Eh	0	r	B1-channel interrupt status in transmit direction
		1	r	B2-channel interrupt status in transmit direction
				in HDLC mode:
				'1' a complete frame has been transmitted, the frame counter
				F2 has been incremented
				in transparent mode:
				'1' interrupt as selected in TRM register bits 10
		2	r	D-channel interrupt status in transmit direction
				'1' a complete frame was transmitted, the frame counter
				F2 was incremented
		3	r	B1-channel interrupt status in receive direction
		4	r	B2-channel interrupt status in receive direction
				in HDLC mode:
				'1' a complete frame has been transmitted, the frame counter
				F1 has been incremented
				in transparent mode:
				'1' interrupt as selected in TRM register bits 10
		5	r	D-channel interrupt status in receive direction
				'1' a complete frame was received, the frame counter
				F1 was incremented
		6	r	TE/NT state machine interrupt status
				'1' state of state machine changed
		7	r	timer interrupt status
				'1' timer is elapsed
INT_S2	1Fh	0	r	processing/non processing transition interrupt status
				'1' The HFC-SP has changed from processing to non
				processing state.
		1	r	GCI I-change interrupt
				'1' a different I-value on GCI was detected
		2	r	receiver ready (RxR) of monitor channel
				'1' 2 monitor bytes have been received
		7	r	unused, '0'

d important!

Reading the INT_S1 or INT_S2 register resets all active read interrupts in the INT_S1 or INT_S2 register. New interrupts may occur during read. These interrupts are reported at the next read of INT_S1 or INT_S2.

All interrupt bits are reported regardless of the mask registers settings (INT_M1 and INT_M2). The mask register settings only influence the interrupt output condition.

The interrupt output goes inactive during the read of INT_S1 or INT_S2. If interrupts occur during this read the interrupt line goes active immediately after the read is finished. So processors with level or transition triggered interrupt inputs can be connected.



Name	Addr.	Bits	r/w	Function
STATUS	1Ch	0	r	BUSY/NOBUSY status
				'1' the HFC-SP is BUSY after initialising Reset FIFO,
				increment F or change FIFO
				'0' the HFC-SP is not busy, all accesses are allowed
		1	r	processing/non processing status
				'1' the HFC-SP is in processing phase (every 125µs)
				'0' the HFC-SP is not in processing phase
		2	r	processing/non processing transition interrupt status
				'1' The HFC-SP has finished internal processing phase (every
				125µs)
		3	r	unused, '0'
		4	r	timer status
				'0' timer not elapsed
				'1' timer elapsed
		5	r	TE/NT state machine interrupt state
				'1' state of state machine has changed
		6	r	FRAME interrupt has occured (any data channel interrupt)
				all masked D-channel and B-channel interrupts are "ored"
		7	r	ANY interrupt
				all masked interrupts are "ored"

Reading the STATUS register clears no bit.

5 Electrical characteristics

Absolute maximum ratings

Parameter	Symbol	Rating
Supply voltage	V_{DD}	-0.3V to +7.0V
Input voltage	V_{I}	-0.3V to V _{CC} + 0.3V
Output voltage	Vo	-0.3V to V _{CC} + 0.3V
Operating temperature	T_{opr}	-10°C to +85°C
Storage temperature	T _{stg}	-40°C to +125°C

Recommended operating conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.
Supply voltage	V _{DD}	$V_{DD}=5V$	4.75V	5.0V	5.25V
		$V_{DD}=3.3V$	3.15V	3.3V	3.45V
Operating temperature	T _{opr}		0°C		+70°C
Supply current		$f_{CLK}=12.288MHz$			
normal	I _{DD}	$V_{DD} = 5V$, running oscillator:		25mA	
		$V_{DD} = 3.3V$, running oscillator:		8mA	
power down		oscillator stopped ^{*)} :		< 1mA	

*) see also: 3.12 Power down considerations

Electrical characteristics for 5V power supply

	F	·····	$V_{DD} = 4.75$			5V to 5.25V, $T_{opr} = 0^{\circ}C$ to $+70^{\circ}C$		
Parameter	Symbol	Condition	[ГTL leve	el	CMOS level		vel
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Input LOW voltage	V _{IL}				0.8V			1.0V
Input HIGH voltage	V _{IH}		2.0V			3.5V		
Output LOW voltage	V _{OL}				0.4V			0.4V
Output HIGH voltage	V _{OH}		4.3V			4.3V		
Output leakage current	I _{OZ}	High Z			10µA			10µA
Pull-up resistor input	I _{IL}	$V_I = V_{SS}$		50µA			50μΑ	
current								

Electrical characteristics for 3.3V power supply

	F				$V_{DD} = 3.1$	5V to 3.45V	V, $T_{opr} = 0^{\circ}C$	C to +70°C	
Parameter Symbol Condition				TTL level			CMOS level		
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Input LOW voltage	V _{IL}				0.8V			1.0V	
Input HIGH voltage	V _{IH}		2.0V			2.3V			
Output LOW voltage	V _{OL}				0.4V			0.4V	
Output HIGH voltage	V _{OH}		2.4V			2.4V			



I/O Characteristics

Input	Interface Level
IIOSEL0-3	TTL, internal pull-up resistor
SA0-9	TTL
/AEN	TTL
/IOR	TTL
/IOW	TTL
BD0-7	TTL
ALE	TTL
SRD0-7	TTL
C4IO	TTL, internal pull-up resistor
F0IO	TTL, internal pull-up resistor
STIO1-2	TTL, internal pull-up resistor
IRQ_A	TTL (as IRQ input)
/OE	TTL (only for PCMCIA)
/WE	TTL (only for PCMCIA)
/REG	TTL (only for PCMCIA)
RESET	CMOS Schmitt Trigger




	Driver Capability							
	L	High						
Output	0.4V	0.6V	V _{DD} - 0.8V					
EE_SCL	1mA		0.5mA					
EE_SDA	1mA		0.5mA					
IOCHRDY	6mA							
BD0-7	18mA	24mA	8mA					
BUSDIR	4mA		2mA					
TX2_HI	4mA		2mA					
/TX1_LO	12mA							
/TX_EN	4mA		2mA					
/TX2_LO	12mA							
TX1_HI	4mA		2mA					
ADJ_LEV	1mA		0.5mA					
SRD0-7	4mA		2mA					
SRA0-14	2mA		1mA					
/SRRD	4mA		2mA					
/SRCS	4mA		2mA					
/SRWE	4mA		2mA					
C4IO	6mA		3mA					
F0IO	6mA		3mA					
STIO1-2	6mA		3mA					
F1_A-B	6mA		3mA					
IRQA-F	6mA		3mA					



6 Timing characteristics

6.1 ISA-PC bus or processor access



Timing diagram 1: ISA-PC bus or microprocessor access

SYMBOL	CHARACTERISTICS		MAX.
trdd	/IOR Low to Read Data Out Time	3ns	25ns
t rddh	/IOR High to Data Buffer Turn Off Time	2ns	15ns
tsa	Address to /IOR or /IOW Low Setup Time	20ns	_
t sah	Address Hold Time after /IOR or /IOW High	20ns	_
t rd	Read Time	50ns	∞
twr	Write Time		∞
twrdsu	Write Data Setup Time to /IOW Low		∞
t wrdh	Write Data Hold Time from /IOW High		_
t rdy	Delay Time from /IOR or /IOW Low to IOCHRDY Low		30ns
t rdyh	Delay Time from /IOR Low or /IOW High to IOCHRDY High		30ns
t busrd	Delay Time from /IOR Low to BUSDIR Low	3ns	25ns




SYMBOL	CHARACTERISTICS	MIN.	MAX.
t busrdh	Delay Time from /IOR High to BUSDIR High	2ns	15ns
tcycle	Read/Write cycle	6 x tclk	—

d important!

For write accesses to the HFC-SP the data lines must be stable and valid **before** /IOW or /DS get low. With Intel compatible processors it may be neccessary to delay the /IOW or /DS signals.

6.2 SRAM access



Timing diagram 2: SRAM access

SYMBOL	CHARACTERISTICS	MIN.	MAX.
fclk	OSC_IN frequency	12.288MHz	24.576MHz *)
$\Delta f_{\rm CLK}$ / $f_{\rm CLK}$	Relative OSC_IN frequency deviation	Relative OSC_IN frequency deviation 0	
t _{clk}	OSC_IN Cycle Time	$1/f_{ m CLK}$	_
tLow ^{**)}	OSC_IN Low Level Width	tclk / 3	_
thigh ^{**)}	OSC_IN High Level Width	t _{clk} / 3	_
tsra	Address Stable after OSC_IN \downarrow	2ns	15ns
t srah	Address Stable Hold Time after OSC_IN \downarrow	1ns	_



SYMBOL	CHARACTERISTICS	MIN.	MAX.
t srd	Data Out Stable after OSC_IN ↑	10ns	30ns
t srdh	Data Out Stable Hold Time after OSC_IN ↑	5ns	_
t srdsu	Data In Setup Time to OSC_IN \downarrow	20ns	_
t srdhr	Data In Hold Time after OSC_IN \downarrow	Ons	_
tsrwr	Delay Time OSC_IN ↑ to /SRWR Low 5ns		15ns
t srwrh	Delay Time OSC_IN ↑ to /SRWR High	5ns	15ns
t srwra	Data Hold Time after /SRWR ↑	1ns –	
t srwra	Address Hold Time after /SRWR ↑	tclk / 3	_

^{*)} Double clock mode with 24.576MHz
 ^{**)} OSC_IN should be symmetrical so tLow = tHIGH

GCI/IOM2 bus clock and data alignment for Mitel STTM bus 6.3





Figure 7: GCI/IOM2 bus clock and data alignment



6.4 GCI/IOM2 timing



Timing diagram 3: GCI/IOM2 timing

*) F0IO starts one C4IO clock earlier if bit 3 in MST_MODE register is set. If this bit is set F0IO is also awaited one C4IO clock cycle earlier.

6.4.1 Master mode

To configure the HFC-SP as GCI/IOM2 bus master bit 0 of the MST_MODE register must be set. In this case C4IO and F0IO are outputs.

SYMBOL	CHARACTERISTICS	MIN.	TYP.	MAX.
t _{C4P}	Clock C4IO period (4.096 MHz)	180 ns *)	244.14 ns ^{*)}	308 ns ^{*)}
t _{C4H}	Clock C4IO High Width	78 ns ^{*)}	122 ns *)	166 ns ^{*)}
t _{C4L}	Clock C4IO Low Width	78 ns ^{*)}	122 ns *)	166 ns ^{*)}
t _{C2P}	Clock C2O Period	360 ns	488.28 ns	616 ns
tc2н	Clock C2O High Width	180 ns	244.14 ns	308 ns



SYMBOL	CHARACT	CHARACTERISTICS		TYP.	MAX.
t _{C2L}	Clock C2O Low Width	Clock C2O Low Width		244.14 ns	308 ns
tfoiw	F0IO Width	Short F0IO	230 ns	244 ns	260 ns
		Long F0IO	460 ns	488 ns	520 ns
tstod	STIO1/2 Delay fom C4IO ↓ Level 1 Output			10 ns	25 ns
t f0iCYCLE	F0IO Cycle Time	1 half clock adjust	124.955 us	125.000 us	125.045 us
		2 half clocks adjust	124.910 us	125.000 us	125.090 us

All specifications are for 2.048 Mb/s Streams and $f_{CLK} = 12.288$ Mhz.

^{*)} Time depends on accuracy of OSC_IN frequency. Because of clock adjustment in the 31st time slot these are the worst case timings when C4IO is adjusted.

6.4.2 Slave mode

To configure the HFC-SP as GCI/IOM2 bus slave bit 0 of the MST_MODE register must be cleared (reset default). In this case C4IO and F0IO are inputs.


SYMBOL	CHARACTERISTICS	MIN.	TYP.	MAX.
t _{C4P}	Clock C4IO period (4.096 MHz)		244.14 ns ^{*)}	
t _{C4H}	Clock C4IO High Width	20 ns		
tc4L	Clock C4IO Low Width	20 ns		
t _{C2P}	Clock C2O Period		488.28 ns ^{*)}	
t c2н	Clock C2O High Width	25 ns		
t _{C2L}	Clock C2O Low Width	25 ns		
tfois	F0IO Setup Time to C4IO \downarrow	20 ns		
t F0iH	F0IO Hold Time after C4IO \downarrow	20 ns		
tfoiw	F0IO Width	40 ns		
tstis	STIO2 Setup Time	20 ns		
tstih	STIO2 Hold Time	20 ns		

All specifications are for 2.048 Mb/s Streams and $f_{CLK} = 12.288$ Mhz.

^{*)} If the S/T interface is synchronized from C4IO (NT mode) the frequency must be stable to $\pm 10^{-4}$.



6.5 EEPROM access




Timing diagram 4: EEPROM access

SYMBOL	CHARACTERISTICS	TYP.
fscl	Serial Clock Frequency	48 KHz *)
tscl	Serial Clock Period	1 / fscl
thd:sta	Start Condition Hold Time	3/4 tscl
tlow	Clock Low Period	1/2 t _{SCL}
thigh	Clock High Period	1/2 t _{SCL}
tsu:sta	Start Condition Setup Time	3/4 t _{SCL}
thd:dat	Output Data Change after Clock \downarrow	10 ns
tsu	Data In Setup Time	100 ns
t dh	Data In Hold Time	100 ns

*) with 12.288MHz

January 2001

/SRWR /SRRD



→lt_{srdHR}l←

 $\leftarrow t_{srwrH}$

→

6.6

Timing diagram 5: Access to an external device

 $t_{SRWR} \rightarrow \leftarrow$

SYMBOL	CHARACTERISTICS	MIN.	MAX.
t clk	Clock Cycle Time	1/ fclk	_
t ext	Access to External Device Cycle Time	4 x tclk	_
t LOW ^{**)}	Clock Low Level Width	t _{CLK} / 3	_
thigh **)	Clock High Level Width	t _{clk} / 3	_
t sra	Address Stable after Clock ↑	2ns	15ns
t srah	Address Stable Hold Time after Clock ↑	1ns	_
tsrd	Data Out Stable after Clock ↑	10ns	30ns
t srdh	Data Out Stable Hold Time after Clock ↑	5ns	_
t srdsu	Data In Setup Time to Clock \downarrow	20ns	_
t srdhr	Data In Hold Time after Clock \downarrow	Ons	_
tsrwr	Delay Time Clock ↑ to /SRWR Low		15ns
t srwrh	Delay Time Clock \uparrow to /SRWR High 5ns		15ns
t srwra	Data Hold Time after /SRWR ↑	1ns –	
t srwra	Address Hold Time after /SRWR ↑	t _{ськ} / 3	_

^{*)} Double clock mode with 24.576MHz
 ^{**)} Clock should be symmetrical so tLow = THIGH

oane



7 S/T interface circuitry

In order to comply to the physical requirements of ITU-T recommendation I.430 and considering the national requirements concerning overvoltage protection and electromagnetic compatibility (EMC), the HFC-SP needs some additional circuitry, which are shown in the following figures.

7.1 External receiver circuitry




Figure 8: External receiver circuitry

Part list

VDD	5V	3.3V	C1	47 nF
R1, R1'	33 kΩ		C3, C3'	22 pF
R2, R2'	100 kΩ		D1, D2	1N4148 or LL4148
R3	1 MΩ	680 k Ω	D3, D4	1N4148 or LL4148
R4	3.9 kΩ		S/T module	see Table 5 on page 69
R5, R5'	4.7 kΩ			
R6, R6'	4.7 kΩ			
R7	1.8 MΩ	1.2 M Ω		

C3, C3' are for reduction of high frequency input noise and should be located as close as possible to the HFC-SP.



7.2 External transmitter circuitry




Figure 9: External transmitter circuitry

Part List

$R8 = 2.2 k\Omega$ $2.2 k\Omega$ $S/1 module see Table 5 on page 69$	VDD R1 R2 R3, R3' ^{*)} R4 R5 R6 R7 R0	5V 2.2 kΩ ± 1% 3.0 kΩ ± 1% 18 Ω 100 Ω 5.6 kΩ 3.3 kΩ 2.2 kΩ	3.3V $560 \ \Omega \pm 1\%$ $3.9 \ k\Omega \pm 1\%$ $18 \ \Omega$ $50 \ \Omega$ $3.3 \ k\Omega$ $2.2 \ k\Omega$ $1.8 \ k\Omega$	C3 D2, D3 D4, D5 ZD1 T1, T1' T2, T2' T3 S/T module	470 pF 1N4148 or LL4148 1N4148 or LL4148 Z-Diode 2.7 V (e. g. BZV 55C 2V7) BC550C, BC850C or similar BC550C, BC850C or similar BC560C, BC860C or similar see Table 5 on page 69
--	--	---	---	---	---

*) value is depending on the used S/T module



S/T module part number	manufacturer
APC 56624-1	Advanced Power Components
	United Kingdom
S-Hybrid modules with receiver and transmitter	Phone: +44 1634-290-588
circuitry included:	Fax: +44 1634-290-591
APC 5568-3V	http://www.apcisdn.com
APC 5568-5V	
APC 5568DS-3V	
APC 5568DS-5V	
FE 8131-55Z	FEE GmbH
	Singapore
	Phone: +65 741-5277
	Fax: +65 741-3013
	Bangkok
	Phone: +662 718-0726-30
	Fax: +662 718-0712
	Germany
	Phone: +49 6106-82980
	Fax: +49 6106-829898
transformers:	Pulse Engineering, Inc.
PE-64995	United States
PE-64999	Phone: +1-619-674-8100
PE-65795	Fax: +1-619-674-8262
PE-65799	http://www.pulseeng.com
PE-68995	
PE-68999	
T5006	
T5007	
S ₀ -modules:	
T5012	
T5034	
T5038	
transformers:	Sun Myung
SM TC-9001	Korea
SM ST-9002	Phone: +82-348-943-8525
SM ST-16311F	Fax: +82-348-943-8527
S ₀ -modules:	http://www.sunmyung.com
SM TC-16311	J. G.
SM TC-16311A	
transformers	UMEC GmbH
UT21023	Germany
S ₀ -modules:	Phone: +49 7131-7617-0
UT 21624	Fax: +49 7131-7617-20
UT 28624 A	Taiwan
	Phone: +886-4-359-009-6
	Fax: +886-4-359-012-9
	United States
	Phone: +1-310-326-707-2
	Fax: +1-310-326-705-8
	http://www.umec.de
	Intpart in Mullionae




S/T module part number	manufacturer
Т 6040	VAC GmbH
transformers:	Germany
3-L4021-X066	Phone: +49 6181/38-0
3-L4025-X095	Fax: +49 6181/ 38-2645
3-L5024-X028	http://www.vacuumschmelze.de
3-L4096-X005	
3-L5032-X040	
S ₀ -modules:	
7-L5051-X014	
7-M5051-X032	
7-L5052-X102	
7-M5052-X110	
7-M5052-X114	
transformers:	Valor Electronics, Inc.
ST5069	Asia
S ₀ -modules:	Phone: +852 2333-0127
PT5135	Fax: +852 2363-6206
ST5201	North America
ST5202	Phone: +1 800 31VALOR
	Fax: +1 619 537-2525
	Europe
	Phone: +44 1727-824-875
	Fax: +44 1727-824-898
	http://www.valorinc.com
543 76 009 00	Vogt electronic AG
	Germany
	Phone: +49 8591/17-0
	Fax: +49 8591/17-240
	http://www.vogt-electronic.com

Table 5: S/T module part numbers and manufacturer



7.3 Oscillator circuitry



Q1	12.288 MHz quartz
----	-------------------

R1	050 Ω		
R2	1 MΩ		
C1, C2	47 pF		

Figure 10: Oscillator Circuitry

The values of C1, C2 and R1 depend on the used quartz.

For a load-free check of the oscillator frequency the C4O clock of the GCI/IOM2 bus should be measured (HFC-SP as master, S/T interface deactivated, 4.096 MHz frequency intented on the C4IO).

The input signal on OSC_IN should be as big as possible.

7.4 EEPROM circuitry




Figure 11: EEPROM circuitry

8 State matrices for NT and TE

8.1 S/T interface activation/deactivation layer 1 for finite state matrix for NT

State name	Reset	Deactive	Pending activation	Active	Pending deactivation
State number	G0	G1	G2	G3	G4
Event INFO sent	INFO 0	INFO 0	INFO 2	INFO 4	INFO 0
State machine release (Note 3)	G2	I	I	I	I
Activate request	G2 (Note 1)	G2 (Note 1)	I	I	G2 (Note 1)
Deactivate request	_	I	Start timer T2 G4	Start timer T2 G4	I
Expiry T2 (Note 2)	_			_	G1
Receiving INFO 0	_	_	_	G2	G1
Receiving INFO 1 —		G2 (Note 1)	_	/	
Receiving INFO 3	_	/	G3 (Note 1)	_	_

Table 6: Activation/deactivation layer 1 for finite state matrix for NT

- No state change
- / Impossible by the definition of peer-to-peer physical layer procedures or system internal reasons
- Impossible by the definition of the physical layer service

Note 1: Timer 1 (T1) is not implemented in the HFC-SP and must be implemented in software.

Note 2: Timer 2 (T2) prevents unintentional reactivation. Its value is 32ms (256 x 125µs). This implies that a TE has to recognize INFO 0 and to react on it within this time.

Note 3: After reset the state machine is fixed to G0.

\delta hint!

Fix the NT state machine to state G3 when activated (by writing 13h into STATES register). This prevents deactivation of NT mode S/T interface due to sporadically errors on NT input data.



\square	State name	Reset	Sensing	Deactivated	Awaiting signal	Identifying input	Synchronized	Activated	Lost framing
	State number	F0	F2	F3	F4	F5	F6	F7	F8
Event	Info sent	INFO 0	INFO 0	INFO 0	INFO 1	INFO 0	INFO 3	INFO 3	INFO 0
State machine release (Note 1)		F2	/	/	/	/	/	/	/
Activate	Receiving any signal	_		F5			_		—
Request	Receiving INFO 0	_		F4			—		—
Expiry T3 (Note 5)			/	—	F3	F3	F3	_	_
Receiving	INFO 0	_	F3	_		_	F3	F3	F3
Receiving (Note 2)	any signal	_		_	F5		/	/	_
Receiving (Note 3)	INFO 2	_	F6	F6	F6	F6	—	F6	F6
Receiving (Note 3)	INFO 4	_	F7	F7	F7	F7	F7	_	F7
Lost frami (Note 4)	ng	_	/	/	/	/	F8	F8	_

8.2 Activation/deactivation layer 1 for finite state matrix for TE

Table 7: Activation/deactivation layer 1 for finite state matrix for TE

— No change, no action

Impossible by the definition of the layer 1 service

/ Impossible situation

Notes

Note 1: After reset the state machine is fixed to F0.

Note 2: This event reflects the case where a signal is received and the TE has not (yet) determined wether it is INFO 2 or INFO 4.

Note 3: Bit- and frame-synchronisation achieved.


Note 4: Loss of Bit- or frame-synchronisation.

Note 5: Timer 3 (T3) is not implemented in the HFC-SP and must be implemented in software.

9 Binary organisation of the frames

9.1 S/T frame structure

The frame structures on the S/T interface are different for each direction of transmission. Both structures are illustrated in Figure 12.



Ν

А

S

Figure 12: Frame structure at reference point S and T

- F Framing bit
- L D.C. balancing bit
- D D-channel bit
- E D-echo-channel bit
- F_A Auxiliary framing bit
- M Multiframing bit

- Bit set to a binary value $N = \overline{F}_A$ (NT to TE)
- B1 Bit within B-channel 1
- B2 Bit within B-channel 2
 - Bit used for activation
 - S-channel bit

d note!

Lines demarcate those parts of the frame that are independently d.c.-balanced.

The F_A bit in the direction TE to NT is used as Q bit in every fifth frame if S/Q bit transmission is enabled (see SCTRL register).

The nominal 2-bit offset is as seen from the TE. The offset can be adjusted with the CLKDEL register in TE mode. The corresponding offset at the NT may be greater due to delay in the interface cable and varies by configuration.

HDLC-B-channel data start with the LSB, PCM-B-channel data start with the MSB.





9.2 GCI frame structure

The binary organistation of a single GCI channel frame is described below. C4IO clock frequency is 4.096MHz.




Figure 13: Single channel GCI format

- B1 B-channel 1 data
- B2 B-channel 2 data
- M Monitor channel data
- D D-channel data
- C/I Command/indication bits for controlling activation/deactivation and for additional control functions
- MR Handshake bit for monitor channel
- MX Handshake bit for monitor channel



10 Clock synchronisation

10.1 Clock synchronisation in NT-mode




Figure 14: Clock synchronisation in NT-mode



10.2 Clock synchronisation in TE-mode




Figure 15: Clock synchronisation in TE-mode

The C4IO clock is adjusted in the 31th time slot at the GCI/IOM bus twice for one half clock cycle. This can be reduced to one adjustment of a half clock cycle. This is useful if another HFC-S, HFC-S+ or HFC-SP is connected as slave in NT mode to the GCI/IOM2 bus.



11 HFC-SP package dimensions





Figure 16: HFC-SP package dimensions




12 Sample circuitries with HFC-SP

12.1 ISDN ISA PnP PC card











Part List

Part Value Part Value Part Valu	e
C1 47pF D9 LL4148 R11 1000	<u>)</u>
C2 47pF D10 LL4148 R12 5.6ks	2
C3 47nF D11 2V7 R13 100k	Ω
C7 none Q1 12.288MHz R14 2.2ks	2 ±1%
C8 lnF Q2 BC850C P14' 2.24	$2 \pm 1\%$
C9 4/0pF Q3 BC850C P15 2.0H	$2 \pm 1\%$
Q29 BC830C	
	2 ±1%
CB2 47nF Q34 BC850C R16 18Ω	
$CB3 47nF \qquad R1 50\Omega \qquad R16' 18\Omega$	
$CB4 47nF \qquad R2 1M\Omega \qquad R17 15\Omega$	
CB5 47nF R3 1MΩ R18 2.2ks	2
CB6 47nF R4 3.9kQ R19 3.3ks	2
$CB7 47nF$ $R5 47kO$ $TR1 S/T_1$	nodule
CB8 33μ F CON1 PINE	ID-2X4
$CD9 \qquad 55\mu F$ CON2 WES	TERN
D1 LL4148 R0 4.7K2 CON3 ISA	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	-SP
D3 LL4148 R7 $100k\Omega$ U2 24C0	
D4 LL4148 R7' 100kΩ U3 6225	
D(-2)U7	C138
D7 LL4148 R8' $33k\Omega$	0100
D8 LL4148 R9 1.8MΩ	
R10 3.3kΩ	



12.2 ISDN PCMCIA card





Cologne



Part List

Resisto	rs				
R1	0R	R8'	33k	R19	1k8
R2	1M	R9	1M8	R20	10k
R3	1M	R11	33R 1%	R21	10k
R4	3k9	R12	18k	R22	10k
R5	4k7	R13	100R	R23	10k
R5'	4k7	R14	2k2	R24	470R 1%
R6	4k7	R14'	2k2	R25	560R 1%
R6'	4k7	R16	10R	R26	10k
R7	100k	R16'	10R	R27	6k8
R7'	100k	R17	10k	R30	10k
R8	33k	R18	2k2		
Capacit					
C1	47pF	C9	150pF	CB1-4	33nF
C2	47pF	C11	10μF cap	CB1-5	33nF
C3	47nF	C12	33nF	CB1-6	33nF
C5	22pF	CB1-1	33nF	CB7,1	
C5'	22pF	CB1-2	33nF	CB7,2	22μF cap
C8	100pF	CB1-3	33nF		
Transis	tors				
T1	BC560C	Т3	BC550C	T5	BC550C
T2	BC550C	T4	BC550C		
Diodes					
D1	BAV 70	D4	BAW 56	D7	BAV 99
D2	BAW 56	D5	BAV 70	D8	ZMM002,7
D3	BAV 70	D6	BAR 43		
Chips					
U1 [']	HFC-SP (A) ISDN	U3	62256FP		
U2	24C04	U4	TPS 7201 Q		
others					
Q1	MR03 1228	TR2	UT 21023	ANDA	NC7S08
TR1	UT 21023	TR3	UT 28103-A		