

FEATURES

- Fast Access Time:
 - \overline{CE} Access Time 80, 100, 120ns (Max)
 - Cycle Time Random Read/Write Cycle Time 130, 160, 190ns (Max)
- Low Power Dissipation 200mW typ (Active)
0.5mW typ (Standby)
- Single 5V \pm 10% Power Supply
- TTL Compatible Inputs and Outputs
- Non Multiplexed Address
- Three-State Output
- 512 Refresh Cycles/8ms
- Self Refresh Current:
 - 1mA (Max, Standard)
 - 200 μ A (Max, Low Power Version)
 - 100 μ A (Max, Low, Low Power Version)
- Data Retention Supply Voltage: 3.0V or 5.5V
- Battery Back-Up Capability with KM658128LDXX-XXL
- CS Mode Standby Cycle
- 32-pin JEDEC Standard Plastic Package
 - DIP (600 mil), SOP (450 mil), SOP (525 mil)

DESCRIPTION

The KM658128 is a 1,048,576-bit high-speed Pseudo Static Random Access Memory organized as 131,072 words by 8 bits fabricated using advanced CMOS technology.


The device, utilizing a one transistor DRAM cell with on-chip refresh timer, provides the advantages of DRAM (low cost, high density) and Static RAM (low standby power and ease of use).

The pin-out of KM658128 follows the JEDEC standard for Static RAM with the addition of a \overline{RFSH} input. The \overline{RFSH} input allows two types of refresh operation: Auto Refresh and Self Refresh.


The \overline{CE} only Refresh is also supported.

The KM658128 supports a write function similar to static RAM in that the input data is written into the memory at the rising edge of \overline{WE} , thus simplifying the interface to standard microprocessors.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Names	Pin Function
A0~A16	Address Inputs
\overline{WE}	Write Enable
\overline{OE}	Output Enable
\overline{RFSH}	Refresh
\overline{CE}	Chip Enable
CS	Chip Select
I/O1~I/O8	Data Inputs/Output
VCC	Power Supply
VSS	Ground

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Units
Voltage on Any Pin Relative to V_{SS}	V_{IN}, V_{OUT}	-1.0 to +7.0	V
Voltage on V_{CC} Supply Relative to V_{SS}	V_{CC}	-1.0 to +7.0	V
Power Dissipation	P_d	1.0	W
Storage Temperature	T_{stg}	-65 to +150	°C
Storage Temperature Under Bias	T_{stg}	-10 to +85	°C
Operating Temperature	T_a	0 to +70	°C
Soldering Temperature · Time	T_{solder}	260 · 10	°C · sec

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS ($T_A = 0$ to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Ground	V_{SS}	0	0	0	V
Input High Voltage	V_{IH}	2.4	—	$V_{CC} + 1.0$	V
Input Low Voltage	V_{IL}	-0.5*	—	0.8	V

* V_{IL} (min) = 3.0V for pulse width ≤ 10 ns

DC AND OPERATING CHARACTERISTICS

($T_A = 0$ to 70°C , $V_{CC} = 5V \pm 10\%$, unless otherwise specified)

Item	Symbol	Test Condition	Min	Typ	Max	Units	
Input Leakage Current	I_{LI}	All Inputs, $V_{IN} = 0$ to V_{CC}	-10	—	+10	μA	
Output Leakage Current	I_{LO}	$\overline{OE} = V_{IH}, V_{IO} = 0$ to V_{CC}	-10	—	+10	μA	
Operating Power Supply Current	I_{CC1}	I/O = 0mA, $t_{CYC} = t_{RC}$ min.	130ns	—	70	mA	
		\overline{CE} , CS, Address Cycling	160ns	—	60		
			190ns	—	50		
Standby Power Supply Current	I_{SB1}	$\overline{CE} = V_{IH}, \overline{RFSH} = V_{IH}$	—	1	2	mA	
	I_{SB2}	$\overline{CE} \geq V_{CC} - 0.2V$	KM658128XX-XX	—	1		mA
		$\overline{RFSH} \geq V_{CC} - 0.2V$	KM658128LXX-XX KM658128LXX-XXL	—	200 100		
Self Refresh Current	I_{CC2}	$\overline{CE} = V_{IH}, \overline{RFSH} = V_{IL}$	—	1	2	mA	
	I_{CC3}	$\overline{CE} \geq V_{CC} - 0.2V$	KM658128XX-XX	—	1		mA
		$\overline{RFSH} \leq 0.2V$	KM658128LXX-XX KM658128LXX-XXL	—	200 100		
Output Low Voltage	V_{OL}	$I_{OL} = 2.1\text{mA}$	—	—	0.4	V	
Output High Voltage	V_{OH}	$I_{OH} = -1.0\text{mA}$	2.4	—	—	V	

CAPACITANCE ($f = 1\text{MHz}$, $T_A = 25^\circ\text{C}$)

Item	Symbol	Test Conditions	Min	Max	Unit
Input Capacitance	C_{IN}	$V_{IN} = 0V$	—	8	pF
Input/Output Capacitance	C_{IO}	$V_{IO} = 0V$	—	10	pF

Note: Capacitance is sampled and not 100% tested.

FUNCTIONAL DESCRIPTION

\overline{CE}	CS at \overline{CE} going Low	RFSH	\overline{OE}	WE	I/O Pin	Mode
L	H	X	L	H	OUT	READ
L	H	X	X	L	IN	WRITE
L	H	X	H	H	High-Z	\overline{CE} Refresh
L	L	X	X	X	High-Z	CS Standby
H	X	L	X	X	High-Z	Refresh
H	X	H	X	X	High-Z	Standby

Note: X = Don't care

AC CHARACTERISTICS

Test Conditions ($T_A = 0$ to 70°C , $V_{CC} = 5V \pm 10\%$, unless otherwise specified)

Input Pulse Level 0.6V

Input Rise and Fall Time 5ns

Input Timing Reference Level $V_{IH}=2.4V$, $V_{IL}=0.8$

Output Timing Reference Level $V_{OH}=2.2V$, $V_{OL}=0.8V$

Output Load $C_L = 100\text{pF} + 1$ TTL

Item	Symbol	KM658128-8		KM658128-10		KM658128-12		Units
		Min	Max	Min	Max	Min	Max	
Random Read or Write Cycle Time	t_{RC}	130	—	160	—	190	—	ns
Random Read Modify Write Cycle Time	t_{RWC}	190	—	220	—	260	—	ns
Chip Enable Access Time	t_{CEA}	—	80	—	100	—	120	ns
Output Enable Access Time	t_{OEA}	—	30	—	30	—	40	ns
Chip Disable to Output in High-Z	t_{CHZ}	0	30	0	30	0	35	ns
Chip Enable to Output in Low-Z	t_{CLZ}	20	—	20	—	20	—	ns
Output Disable to Output in High-Z	t_{OHZ}	—	25	—	25	—	30	ns
Output Disable Hold Time	t_{ODH}	10	—	10	—	10	—	ns
Output Disable Set-up Time	t_{ODS}	0	—	0	—	0	—	ns
Output Enable to Output in Low-Z	t_{OLZ}	0	—	0	—	0	—	ns
Chip Enable Pulse Width	t_{CE}	80n	10 μ	100n	10 μ	120n	10 μ	s
Chip Enable Precharge Time	t_P	40	—	50	—	60	—	ns
Address Set-up Time	t_{AS}	0	—	0	—	0	—	ns
Address Hold Time	t_{AH}	30	—	30	—	35	—	ns
Read Command Set-up Time	t_{RCS}	0	—	0	—	0	—	ns
Read Command Hold Time	t_{RCH}	0	—	0	—	0	—	ns

AC CHARACTERISTICS (Continued)

Item	Symbol	KM658128-8		KM658128-10		KM658128-12		Units
		Min	Max	Min	Max	Min	Max	
$\overline{\text{RFSH}}$ Hold Time	t_{RHC}	15	—	15	—	15	—	ns
Refresh Command Delay Time (Standby Mode)	t_{RCD}	—	5	—	5	—	5	ns
Chip Select Set-Up Time	t_{CSS}	0	—	0	—	0	—	ns
Chip Select Hold Time ⁽⁸⁾	t_{CSH}	30	—	30	—	35	—	ns
Write Command Pulse Width	t_{WP}	30	—	30	—	35	—	ns
Chip Enable to End of Write	t_{CW}	80	—	100	—	120	—	ns
Data In to End of Write	t_{DW}	25	—	25	—	30	—	ns
Data In Hold Time for Write	t_{DH}	0	—	0	—	0	—	ns
Output Active from End of Write	t_{OW}	5	—	5	—	5	—	ns
Write to Output in High-Z	t_{WHZ}	—	20	—	25	—	30	ns
Transition Time (Rise and Fall)	t_{T}	3	50	3	50	3	50	ns
Refresh Command Delay Time	t_{RFD}	40	—	50	—	60	—	ns
Refresh Precharge Time	t_{FP}	40	—	40	—	40	—	ns
Refresh Reset Time (Automatic Refresh)	t_{RFA}	0	—	0	—	0	—	ns
Refresh Command Pulse Width (Automatic Refresh)	t_{FAP}	80n	8 μ	80n	8 μ	80n	8 μ	s
Automatic Refresh Cycle Time	t_{FC}	130	—	160	—	190	—	ns
Refresh Command Pulse Width (Self Refresh)	t_{FAS}	8	—	8	—	8	—	μ s
Refresh Reset Time (Self Refresh)	t_{RFS}	130	—	160	—	190	—	ns
Refresh Periods (512 cycles)	t_{REF}	—	8	—	8	—	8	ms

Notes:


- t_{CHZ} , t_{OHZ} and t_{WHZ} are defined as the time at which the output achieves the open circuit conditions.
- t_{CHZ} , t_{CLZ} , t_{OHZ} , t_{OLZ} , t_{WHZ} and t_{OW} are sampled under condition of $t_{\text{T}} = 5\text{ns}$ and not 100% tested.
- A write occurs during the overlap of a low $\overline{\text{CE}}$ and a low $\overline{\text{WE}}$. Write ends at the earlier of $\overline{\text{WE}}$ going high or $\overline{\text{CE}}$ going high.
- In write cycle, $\overline{\text{OE}}$ or $\overline{\text{WE}}$ must disable output buffers prior to applying data to the device and at end of write cycle data inputs must be floated prior to $\overline{\text{OE}}$ or $\overline{\text{WE}}$ turning on output buffers.
- Transition time t_{T} is measured between V_{IH} (min) and V_{L} (max).
- After power-up, pause more than 100 μ s and execute at least 8 initialization cycles.
- 512 cycles of burst refresh or the first cycle of distributed automatic refresh must be executed within 15 μ s after self refresh, in order to meet the refresh specification of 8ms and 512 cycles.
- Under $\overline{\text{OE}}$ low fixed condition, t_{WP} must be longer to account for the write-to-output high Z (t_{WHZ}) and data set-up (t_{DW}).
 $t_{\text{WP}} = t_{\text{WHZ}} + t_{\text{DW}}$

DATA RETENTION MODE CHARACTERISTICS ($T_A = 0$ to 70°C) ($V_{DR}=3\text{V}$, KM658128LDXX-XXL Only)

Item	Symbol	Min	Typ	Max	Units
Data Retention Supply Voltage	V_{DR}	3.0	—	5.5	V
Self Refresh Current	$V_{DR} = 3\text{V}$	—	—	60	μA
	$V_{DR} = 5.5\text{V}$	—	—	100	
Recovery Time	t_{REC}	5	—	—	ms


Notes: * $\overline{\text{CE}} \geq V_{CC} - 0.2\text{V}$ and $\overline{\text{RFSH}} \leq 0.2\text{V}$

1. The ramping rate of V_{CC} must be greater than $|20\text{ms/V}|$ in order to maintain the proper operation of the device, i.e., the transition time from V_{CC} to V_{DR} , and V_{DR} to V_{CC} must be greater than 50ms during battery backup data retention mode.
2. Other than data retention mode, self refresh, automatic refresh or $\overline{\text{CE}}$ only refresh requires 512 refresh cycles/8ms.
3. During data retention mode, CS, $\overline{\text{OE}}$, $\overline{\text{WE}}$, A0 ~ A16 = Don't Care.




TIMING DIAGRAMS

Read Cycle




TIMING DIAGRAMS (Continued)

Write Cycle No. 1 (\overline{OE} Controlled)




TIMING DIAGRAMS (Continued)

Write Cycle No. 2 (\overline{OE} Low Fixed)




TIMING DIAGRAMS (Continued)

Read Modify Write Cycle



TIMING DIAGRAMS (Continued)


\overline{CE} only Refresh




Note: Add 9~16 Don't Care

TIMING DIAGRAMS (Continued)


Automatic Refresh Cycle



Self Refresh Cycle






CS Standby Mode






PACKAGE DIMENSIONS

32 Pin Plastic Dual In Line Package (600 mil)

Unit: Inches (Millimeters)




32 Pin Plastic Small Outline Package (525 mil)



PACKAGE DIMENSIONS (Continued)

32 Pin Plastic Small Out Line Package (450 mil)

Unit: Inches (Millimeters)



ORDERING INFORMATION

POWER CLASSIFICATION

- XX-XX : Standard Device
- LXX-XX : Low Power
- LXX-XXL : Low, Low Power
- LDXX-XXL : Low, Low Power with data retention

KM 658128 XX - XX X

SAMSUNG MEMORY

**PART NUMBER/
ORGANIZATION**
128K x 8

PACKAGE
• P : 32-Pin DIP (600 mil)
• G : SOP (525 mil)
• SG : SOP (450 mil)

SPEED

- 8 : 80ns
- 10 : 100ns
- 12 : 120ns

SAMSUNG SEMICONDUCTOR, INCORPORATED SALES OFFICES**Southwest**

16253 Laguna Canyon Road
Suite 100
Irvine, CA 92718
(714) 753-7530
FAX: (714) 753-7544

Northwest

2700 Augustine Drive
Suite 198
Santa Clara, CA 95054
(408) 727-7433
FAX: (408) 727-5071

South Central

15851 Dallas Parkway
Suite 840
Dallas, TX 75248-3307
(214) 770-7970
FAX:(214) 770-7971

North Central

901 Warrenville Road
Suite 120
Lisle, IL 60532-1359
(708) 852-2011
FAX:(708) 852-3096

Southeast

Battleground Corp. Park
3859 Battleground Ave.
Suite 204
Greensboro, NC 27410
(919) 282-0665
FAX: (919) 282-0784

North East

20 Mall Road
Suite 410
Burlington, MA 01803
(617) 273-4888
FAX:(617)273-9363

Circuit diagrams utilizing SAMSUNG and/or SAMSUNG ELECTRONICS products are included as a means of illustrating typical semiconductor applications; consequently complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of SAMSUNG and/or SAMSUNG ELECTRONICS, or others. SAMSUNG and/or SAMSUNG ELECTRONICS, reserve the right to change device specifications.

LIFE SUPPORT APPLICATIONS

SAMSUNG and/or SAMSUNG ELECTRONICS products are not designed for use in life support applications, devices, or systems where malfunction of a SAMSUNG product can reasonably be expected to result in a personal injury. SAMSUNG and/or SAMSUNG ELECTRONICS' customers using or selling SAMSUNG and/or SAMSUNG ELECTRONICS products for use in such applications do so at their own risk and agree to fully indemnify SAMSUNG and/or SAMSUNG ELECTRONICS for any damages resulting in such improper use of sale.



3725 North First Street
San Jose, CA 95134-1706

Telephone: (408) 954-7000
(800) 423-7364
FAX: (408) 954-7875

Printed in U.S.A. 5K/1/91

#300009