Project

General

Profile

UmTRX » History » Version 3

Anonymous, 02/19/2016 10:52 PM

1 1
[[PageOutline]]
2
= Welcome to the UmTRX project Developer Wiki =
3
4
UmTRX is a dual-channel wide-band SDR transceiver that is designed to be used with [http://wush.net/trac/rangepublic OpenBTS] and [http://openbsc.osmocom.org/trac/wiki/OsmoBTS OsmoBTS] GSM base stations. Given its SDR architecture UmTRX can easily be used with many other RF applications, and a combination of FPGA and FPRF (Field-Programmable RF) technology plus the ability to process data on a CPU or a DSP, makes it an extraordinarily flexible platform.
5
6
UmTRX is connected to a host via gigabit Ethernet. The Fairwaves version of UHD provides FPGA HDL and firmware, along with a host driver.
7
8
Laboratory packages and turnkey solutions are available from [http://fairwaves.ru/ Fairwaves].
9
10 3
== Intro, user info and blog ==
11 1
12 3
For a more detailed introduction, user information and the project blog, see [http://umtrx.org]
13 2
14
== Developers ==
15
16 1
 * Altium design files, BOM, PDF schematics and layout: {{{git clone https://github.com/fairwaves/umtrx-schematics.git}}}
17
 * Fairwaves version of UHD: {{{git clone https://github.com/fairwaves/UHD-Fairwaves.git}}}
18 3
 * LMS6002D transceiver IC documentation: {{{git clone https://github.com/myriadrf/LMS6002D-docs.git}}}
19 1
 * Mailing list: [http://lists.osmocom.org/cgi-bin/mailman/listinfo/umtrx]
20
   * [wiki:MailingListRules Mailing list rules]
21 3
 * Roadmap
22
   * [wiki:UmTRX_Roadmap UmTRX] 
23
   * [wiki:UHD-Fairwaves_Roadmap UHD-Fairwaves]
24
25
== Licensing ==
26
27
Altium Designer schematic and board layout files are made available under the Creative Commons Attribution-!ShareAlike 3.0 Unported license.
28
29
FPGA HDL, and firmware and host driver sources are made available under the GPL v3 license.
30
31
== Community ==
32
33
UmTRX is an Osmocom project, and also a partner project of [http://myriadrf.org/ Myriad-RF].
34
35
== Contributors ==
36
37
* Alexander Chemeris — project leader
38
* Andrey Sviyazov — hardware design
39
* Sergey Kostanbaev — FPGA HDL
40
* Andrey Sviyazov — initial host-side code
41
* Sylvain Munaut — various improvements
42
* Eric Wild — host-side code
43
* Sergey Kostanbaev — debugging
44
* Andrey Bakhmat — logo, diagrams and photos
45
* Andrew Back — community management
Add picture from clipboard (Maximum size: 48.8 MB)